- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98254 > TLV320DAC23RHDRG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 32-BIT DAC, PQCC28 PDF資料下載
參數(shù)資料
| 型號： | TLV320DAC23RHDRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 32-BIT DAC, PQCC28 |
| 封裝： | GREEN, PLASTIC, QFN-28 |
| 文件頁數(shù)： | 15/39頁 |
| 文件大小： | 664K |
| 代理商： | TLV320DAC23RHDRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
37
3.3.1.4 DSP Mode
The DSP mode is compatible with the McBSP ports of TI DSPs. LRCIN must be connected to the Frame Sync signal
of the McBSP. A falling edge on LRCIN starts the data transfer. The left-channel data consists of the first data word,
which is immediately followed by the right channel data word (see Figure 3-7).
LRCIN
BCLK
DIN
n
n1
0
1
n1
n
Left Channel
Right Channel
1
0
MSB
LSB
MSB
LSB
Figure 37. DSP Mode Timing
3.3.2
Audio Sampling Rates
The TLV320DAC23 can operate in master or slave clock mode. In the master mode, the TLV320DAC23 clock and
sampling rates are derived from a 12-MHz MCLK signal. This 12-MHz clock signal is compatible with the USB
specification. The TLV320DAC23 can be used directly in a USB system.
In the slave mode, the TLV320DAC23 clock and sample rates are controlled by using an appropriate MCLK or crystal
frequency and the sample rate control register settings.
The settings in the sample rate control register control the clock mode and sampling rates.
Sample Rate Control (Address: 0001000)
BIT
D8
D7
D6
D5
D4
D3
D2
D1
D0
Function
X
CLKOUT
CLKIN
SR3
SR2
SR1
SR0
BOSR
USB/Normal
Default
0
CLKOUT
Clock output divider
0 = MCLK
1 = MCLK/2
CLKIN
Clock input divider
0 = MCLK
1 = MCLK/2
SR[3:0]
Sample rate control (see Sections 3.3.2.1 and 3.3.2.2)
BOSR
Base oversampling rate
USB mode:
0 = 250 fs
1 = 272 fs
Normal mode:
0 = 256 fs
1 = 384 fs
USB/Normal
Clock mode select:
0 =Normal
1 =USB
X
Reserved
The clock circuit of the DAC23 has two internal dividers. The first, controlled by CLKIN, applies to the sampling-rate
generator of the DAC. The second, controlled by CLKOUT, applies only to the CLKOUT terminal. By setting CLKIN
to 1, the entire DAC is clocked with half the frequency, effectively dividing the resulting sampling rates by two.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC23IPWR | SERIAL INPUT LOADING, 32-BIT DAC, PDSO28 |
| TLV320DAC23IRHDG4 | SERIAL INPUT LOADING, 32-BIT DAC, PQCC28 |
| TLV320DAC23GQE | SERIAL INPUT LOADING, 32-BIT DAC, PBGA80 |
| TLV320DAC23IRHDR | SERIAL INPUT LOADING, 32-BIT DAC, PQCC28 |
| TLV320DAC23PWG4 | SERIAL INPUT LOADING, 32-BIT DAC, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320DAC26 | 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO DAC WITH HEADPHONE/SPEAKER AMPLIFIER |
| TLV320DAC26EVM | 功能描述:音頻 IC 開發(fā)工具 TLV320DAC26 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320DAC26IRHB | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC26IRHBG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 18-Bit Univ Bus Drv With 3-State Outputs RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC26IRHBR | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。