
www.ti.com
ELECTRICAL CHARACTERISTICS
SBAS401 – DECEMBER 2006
Over operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
STATIC DAC SPECIFICATIONS
Resolution
12
bits
Integral nonlinearity (INL), end point
adjusted
See(1)
±1.5
±4
LSB
Differential nonlinearity (DNL)
See(2)
±0.5
±1
LSB
EZS
Zero-scale error (offset error at zero scale)
See(3)
±12
mV
Zero-scale error temperature coefficient
See(4)
10
ppm/
°C
% of FS
EG
Gain error
See(5)
±0.6
voltage
Gain error temperature coefficient
See(6)
10
ppm/
°C
Zero scale
–80
dB
PSRR
Power supply rejection ratio
See(7)(8)
Full scale
–80
dB
INDIVIDUAL DAC OUTPUT SPECIFICATIONS
VO
Voltage output range
RL = 10k
0
AVDD – 0.4
V
% of FS
Output load regulation accuracy
RL = 2k vs 10k
0.1
0.25
voltage
REFERENCE INPUTS (REFINAB, REFINCD)
VI
Input voltage range
See(9)
0
AVDD – 1.5
V
RI
Input resistance
10
M
CI
Input capacitance
5
pF
Reference feedthrough
REFIN = 1VPP at 1kHz + 1.024VDC (see(10))
–75
dB
Slow
0.5
Reference input bandwidth
REFIN = 0.2VPP + 1.024VDC large signal
MHz
Fast
1
DIGITAL INPUTS (DIN, CS, LDAC, PD)
IIH
High-level digital input current
VI = VDD
±1
A
IIL
Low-level digital input current
VI = 0V
±1
A
CI
Input capacitance
3
pF
POWER SUPPLY
Slow
1.6
2.4
5V supply, no load, clock running.
mA
All inputs 0V or VDD
Fast
3.8
5.6
IDD
Power supply current
Slow
1.2
1.8
3V supply, no load, clock running.
mA
All inputs 0V or DVDD
Fast
3.2
4.8
Power down supply current (see Figure 12)
10
nA
(1)
The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from
the line between zero and full-scale excluding the effects of zero code and full-scale errors.
(2)
The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB
amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant)
as a change in the digital input code.
(3)
Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
(4)
Zero-scale error temperature coefficient is given by: EZS TC = [EZS (TMAX) – EZS (TMIN)]/VREF × 106/(TMAX – TMIN).
(5)
Gain error is the deviation from the ideal output (2VREF – 1 LSB) with an output load of 10 k excluding the effects of the zero error.
(6)
Gain temperature coefficient is given by: EG TC = [EG(TMAX) – EG (TMIN)]/VREF × 106/(TMAX – TMIN).
(7)
Zero-scale error rejection ratio (EZS–RR) is measured by varying the AVDD from 5V ± 0.5V and 3V ± 0.3VDC, and measuring the
proportion of this signal imposed on the zero-code output voltage.
(8)
Full-scale rejection ratio (EG–RR) is measured by varying the AVDD from 5V ± 0.5V and 3V ± 0.3VDC and measuring the proportion of
this signal imposed on the full-scale output voltage after subtracting the zero scale change.
(9)
Reference input voltages greater than VDD/2 cause output saturation for upper DAC codes.
(10) Reference feedthrough is measured at the DAC output with an input code = 000hex and VREF (REFINAB or REFINCD) input =
1.024VDC + 1VPP at 1kHz.
3