欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: TLV5621IDR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
封裝: GREEN, PLASTIC, SOIC-14
文件頁數(shù): 13/19頁
文件大小: 321K
代理商: TLV5621IDR
TLV5621I
LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER
SLAS138B – APRIL 1996 – REVISED FEBRUARY 1997
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Each DAC output is buffered by a configurable-gain output amplifier, which can be programmed to times one
or times two gain.
On power-up, the DACs are reset to CODE 0.
Each output voltage is given by:
V
O
(DACA|B|C|D)
+ REF
CODE
256
(1
) RNG bit value)
where CODE is in the range 0 to 255 and the range (RNG) bit is a 0 or 1 within the serial control word.
Table 1. Ideal-Output Transfer
D7
D6
D5
D4
D3
D2
D1
D0
OUTPUT VOLTAGE
0
GND
0
0000001
(1/256)
× REF (1+RNG)
0
1111111
(127/256)
× REF (1+RNG)
1
0000000
(128/256)
× REF (1+RNG)
1
(255/256)
× REF (1+RNG)
data interface
The data interface has two modes of operation; single and double buffered. Both modes serially clock in bits
of data using DATA and CLK whenever EN is high. When EN is low, CLK is disabled and data cannot be loaded
into the buffers.
In the single buffered mode, the DAC outputs are updated on the last/twelfth falling edge of CLK, so this mode
only requires a two-wire interface with EN tied high (see Figure 1 and Figure 2).
In the double buffered mode (startup default), the outputs of the DACs are updated on the falling edge of the
EN strobe (see Figure 3 and Figure 4). This allows multiple devices to share data and clock lines by having only
separate EN lines.
single-buffer mode (MODE = 1)
When a two wire interface is used, EN is tied high and the input to the device is always active; therefore, random
data can be clocked into the input latch. In order to regain word synchronization, twelve zeros are clocked in
as shown in Figure 1, and then a data or control word is clocked in. In Figure 1, the MODE bit is set to one, and
a control word is clocked in with the DAC outputs becoming active after the last falling edge of the control word.
Figure 2 shows valid data being written to a DAC, note that CLK is held low while the data is invalid. Data can
be written to all four DACs and then the control word is clocked in which sets the MODE bit to 1. At the end of
the control word, the data is latched to the inputs of the DACs.
Note that once the MODE bit has been set, it is not possible to clear it, i.e., it is not possible to move from single
to double-buffered mode.
相關(guān)PDF資料
PDF描述
TLV5621EDG4 SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5621ED SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5621IDG4 SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5621EDR SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5621IDRG4 SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV5621IDRG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC Low-Power Quadruple 8-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5623 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
TLV5623C 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
TLV5623CD 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8bit DAC Serial RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5623CD 制造商:Texas Instruments 功能描述:Digital-Analog Converter IC Interface Ty
主站蜘蛛池模板: 扶余县| 若尔盖县| 耿马| 南昌市| 海口市| 陵川县| 临夏市| 乐安县| 康平县| 庆安县| 秦安县| 八宿县| 宝应县| 海晏县| 涟源市| 泸溪县| 江北区| 大石桥市| 革吉县| 焦作市| 汝城县| 通海县| 邯郸市| 扬州市| 吉隆县| 塔城市| 长治市| 松潘县| 额敏县| 独山县| 济源市| 廊坊市| 汕头市| 阿荣旗| 广东省| 拜泉县| 惠东县| 长治市| 保康县| 汉川市| 汶川县|