欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TMP320C6202BGHK167
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述: 定點數字信號處理器
文件頁數: 37/83頁
文件大小: 1176K
代理商: TMP320C6202BGHK167
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
37
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
power-supply sequencing
TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However,
systems should be designed to ensure that neither supply is powered up for extended periods of time if the other
supply is below the proper operating voltage.
system-level design considerations
System-level design considerations, such as bus contention, may require supply sequencing to be
implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered
down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the
output buffers are powered up, thus, preventing bus contention with other chips on the board.
power-supply design considerations
For systems using the C6000
DSP platform of devices, the core supply may be required to provide in excess
of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic
within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the
I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the
PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A
normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing
the amount of time between the core supply power up and the I/O supply power up can minimize the effects
of this current draw.
A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx
plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the
Using the
TPS56300 to Power DSPs
application report (literature number SLVA088)]. A Schottky diode can also be used
to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the
logic within the DSP.
Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize
inductance and resistance in the power delivery path. Additionally, when designing for high-performance
applications utilizing the C6000
platform of DSPs, the PC board should include separate power planes for
core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.
相關PDF資料
PDF描述
TMX320C6202BGLW167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6203BGLW167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6211BGLW167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMPP320C6202BGLW167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGLZ167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMP320C6202BGHKA100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6202BGJC100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6202BGJC120 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6202BGJC167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMP320C6202BGJCA100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
主站蜘蛛池模板: 保靖县| 米脂县| 苍山县| 沈丘县| 成安县| 阿勒泰市| 龙里县| 莱阳市| 托克托县| 拉萨市| 舞阳县| 沂水县| 平定县| 怀宁县| 东乡| 岑溪市| 社会| 来宾市| 广州市| 宁海县| 安福县| 湘乡市| 南川市| 武清区| 阿鲁科尔沁旗| 东乌珠穆沁旗| 明星| 二连浩特市| 宾阳县| 揭阳市| 华安县| 黑山县| 沙河市| 太仆寺旗| 团风县| 阿克陶县| 惠安县| 赞皇县| 宜兰市| 丹棱县| 永寿县|