- 您現在的位置：買賣IC網 > PDF目錄382648 > TMX320C6413GTS500 (Texas Instruments, Inc.) Fixed-Point Digital Signal Processors PDF資料下載
參數資料
| 型號： | TMX320C6413GTS500 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數字信號處理 |
| 英文描述： | Fixed-Point Digital Signal Processors |
| 中文描述： | 定點數字信號處理器 |
| 文件頁數： | 58/140頁 |
| 文件大小： | 1958K |
| 代理商： | TMX320C6413GTS500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
Terminal Functions
58
April 2004
Revised May 2005
SPRS247E
Table 3
9. Terminal Functions (Continued)
NAME
DESCRIPTION
IPD/
IPU
TYPE
NO.
EMIFA (32-BIT)
CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY
H19
O/Z
IPU
N20
O/Z
IPU
R20
O/Z
IPU
F20
O/Z
IPU
AB21
O/Z
IPU
EMIFA byte-enable control
P21
O/Z
IPU
A22
O/Z
IPU
D16
O/Z
IPU
Can be directly connected to SDRAM read and write mask signal (SDQM)
T19
O/Z
IPU
EMIFA peripheral data transfer, allows direct transfer between external peripherals
EMIFA (32-BIT)
BUS ARBITRATION
J21
O
IPU
EMIFA hold-request-acknowledge to the host
J22
I
IPU
EMIFA hold request from the host
R19
O
IPU
EMIFA bus request output
EMIFA (32-BIT)
ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL
EMIFA external input clock. The EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6
clock) is selected at reset via the pullup/pulldown resistors on the AEA[20:19] pins.
AECLKIN is the default for the EMIFA input clock.
ACE3
ACE2
ACE1
ACE0
ABE3
ABE2
ABE1
ABE0
APDT
EMIFA memory space enables
Enabled by bits 28 through 31 of the word address
Only one pin is asserted during any external data access
EMIFA byte enable control
Decoded from the low-order address bits. The number of address bits or byte
enables used depends on the width of external memory.
Byte-write enables for most types of memory
AHOLDA
AHOLD
ABUSREQ
AECLKIN
K22
I
IPD
AECLKOUT2
U22
O/Z
IPD
EMIFA output clock 2. Programmable to be EMIFA input clock (AECLKIN, CPU/4 clock,
or CPU/6 clock) frequency divided-by-1, -2, or -4.
AECLKOUT1
F22
O/Z
IPD
EMIFA output clock 1 [at EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock)
frequency].
AARE/
ASDCAS/
ASADS/ASRE
D20
O/Z
IPU
EMIFA asynchronous memory read-enable/SDRAM column-address
strobe/programmable synchronous interface-address strobe or read-enable
For programmable synchronous interface, the RENEN field in the CE Space
Secondary Control Register (CExSEC) selects between ASADS and ASRE:
If RENEN = 0, then the ASADS/ASRE signal functions as the ASADS signal.
If RENEN = 1, then the ASADS/ASRE signal functions as the ASRE signal.
AAOE/
ASDRAS/
ASOE
E20
O/Z
IPU
EMIFA asynchronous memory output-enable/SDRAM row-address
strobe/programmable synchronous interface output-enable
AAWE/
ASDWE/
ASWE
C20
O/Z
IPU
EMIFA asynchronous memory write-enable/SDRAM write-enable/programmable
synchronous interface write-enable
ASDCKE
K21
O/Z
IPU
EMIFA SDRAM clock-enable (used for self-refresh mode).
If SDRAM is not in system, ASDCKE can be used as a general-purpose output.
ASOE3
AARDY
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog Signal
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k
IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used.)
§
These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
P19
L21
O/Z
I
IPU
IPU
EMIFA synchronous memory output-enable for ACE3 (for glueless FIFO interface)
Asynchronous memory ready input
相關PDF資料 |
PDF描述 |
|---|---|
| TMX320C6413GTSA400 | Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 100uF; Voltage: 50V; Case Size: 8x11.5 mm; Packaging: Bulk |
| TMP320C6413GTSA400 | Fixed-Point Digital Signal Processors |
| TMX320C6413GTSA500 | Fixed-Point Digital Signal Processors |
| TMP320C6413GTSA500 | Fixed-Point Digital Signal Processors |
| TMX320C6413GTS | Fixed-Point Digital Signal Processors |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMX320C6413GTSA400 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
| TMX320C6413GTSA500 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
| TMX320C6413ZTS400 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
| TMX320C6413ZTS500 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
| TMX320C6413ZTSA400 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors |
發布緊急采購，3分鐘左右您將得到回復。