欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： TMX320C6413GTS
廠商： Texas Instruments, Inc.
元件分類： 數字信號處理
英文描述： Fixed-Point Digital Signal Processors
中文描述： 定點數字信號處理器
文件頁數： 131/140頁
文件大小： 1958K
代理商： TMX320C6413GTS
Multichannel Buffered Serial Port (McBSP) Timing
131
April 2004
Revised May 2005
SPRS247E
Table 7
35. Timing Requirements for McBSP as SPI Master or Slave:
CLKSTP = 11b, CLKXP = 1
(see Figure 7
41)
NO.
400
500
UNIT
MASTER
MIN
12
4
SLAVE
MIN
2
12P
5 + 24P
MAX
MAX
4
5
t
su(DRV-CKXH)
t
h(CKXH-DRV)
Setup time, DR valid before CLKX high
Hold time, DR valid after CLKX high
ns
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 500 MHz, use P = 2 ns.
For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.
Table 7
36. Switching Characteristics Over Recommended Operating Conditions for McBSP as
SPI Master or Slave: CLKSTP = 11b, CLKXP = 1
(see Figure 7
41)
NO.
PARAMETER
400
500
UNIT
MASTER
§
MIN
H
2
T
2
2
SLAVE
MIN
MAX
H + 3
T + 1
MAX
1
2
3
t
h(CKXH-FXL)
t
d(FXL-CKXL)
t
d(CKXH-DXV)
Hold time, FSX low after CLKX high
Delay time, FSX low to CLKX low
#
Delay time, CLKX high to DX valid
Disable time, DX high impedance following last data bit from
CLKX high
ns
ns
ns
4
12P + 2.8
20P + 17
6
t
dis(CKXH-DXHZ)
2
4
12P + 3
20P + 17
ns
7
t
d(FXL-DXV)
Delay time, FSX low to DX valid
L
2
L + 4
8P + 2
16P + 17
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 500 MHz, use P = 2 ns.
For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.
§
S =
Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)
=
Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
T =
CLKX period = (1 + CLKGDV) * S
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX
and FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP
#
FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock
(CLKX).
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
5
4
3
7
6
2
1
CLKX
FSX
DX
DR
Figure 7
41. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1
相關PDF資料
PDF描述
TMP320C6413GTS400 Fixed-Point Digital Signal Processors
TMP320C6413GTS500 Fixed-Point Digital Signal Processors
TMP320C6413ZTSA500 Fixed-Point Digital Signal Processors
TMX320F2810GHHA DIGITAL SIGNAL PROCESSORS
TMX320F2810PBKA DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMX320C6413GTS400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413GTS500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413GTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413GTSA500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTS400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 宁波市| 新昌县| 左云县| 大兴区| 陆丰市| 康乐县| 扬州市| 鄱阳县| 吴桥县| 汕头市| 开封县| 万全县| 罗定市| 清水县| 邵武市| 东乌| 长沙县| 石景山区| 治县。| 崇左市| 新闻| 方山县| 陵川县| 杨浦区| 九江县| 资源县| 宁都县| 井冈山市| 阜南县| 逊克县| 洪泽县| 隆尧县| 山阴县| 宣威市| 当雄县| 阳江市| 方正县| 专栏| 上虞市| 和静县| 绥宁县|