- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98276 > TPA6130A2YZHR (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, BGA16 PDF資料下載
參數(shù)資料
| 型號(hào)： | TPA6130A2YZHR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻控制 |
| 英文描述： | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, BGA16 |
| 封裝： | 2 X 2 MM, GREEN, DSBGA-16 |
| 文件頁(yè)數(shù)： | 7/28頁(yè) |
| 文件大小： | 1198K |
| 代理商： | TPA6130A2YZHR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
www.ti.com
GENERAL I
2C OPERATION
Register(N)
8-BitDatafor
Register(N+1)
SINGLE-AND MULTIPLE-BYTE TRANSFERS
SINGLE-BYTE WRITE
SLOS488B – NOVEMBER 2006 – REVISED FEBRUARY 2008
The I2C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte
(8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is
acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master
device driving a start condition on the bus and ends with the master device driving a stop condition on the bus.
The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and stop conditions.
A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit
transitions must occur within the low time of the clock period. These conditions are shown in Figure 37. The
master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another
device and then wait for an acknowledge condition. The TPA6130A2 holds SDA low during acknowledge clock
period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence.
Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the
same signals via a bidirectional bus using a wired-AND connection.
An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. When
the bus level is 5 V, pull-up resistors between 1 k
and 2 k in value must be used.
Figure 37. Typical I2C Sequence
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last
word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is
shown in Figure 37.
The serial control interface supports both single-byte and multi-byte read/write operations for all registers.
During multiple-byte read operations, the TPA6130A2 responds with data, a byte at a time, starting at the register
assigned, as long as the master device continues to respond with acknowledges.
The TPA6130A2 supports sequential I2C addressing. For write transactions, if a register is issued followed by
data for that register and all the remaining registers that follow, a sequential I2C write transaction has taken
place. For I2C sequential write transactions, the register issued then serves as the starting point, and the amount
of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are
written.
As shown in Figure 38, a single-byte data write transfer begins with the master device transmitting a start
condition followed by the I2C device address and the read/write bit. The read/write bit determines the direction of
the data transfer. For a write data transfer, the read/write bit must be set to 0. After receiving the correct I2C
device address and the read/write bit, the TPA6130A2 responds with an acknowledge bit. Next, the master
transmits the register byte corresponding to the TPA6130A2 internal memory address being accessed. After
receiving the register byte, the TPA6130A2 again responds with an acknowledge bit. Next, the master device
transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the
TPA6130A2 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to
complete the single-byte data write transfer.
Copyright 2006–2008, Texas Instruments Incorporated
15
Product Folder Link(s): TPA6130A2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPA6130A2YZHT | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, BGA16 |
| TPA6130A2RTJRG4 | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PQCC20 |
| TPA6130A2RTJTG4 | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PQCC20 |
| TPA6132A2RTER | 0.025 W, 2 CHANNEL, AUDIO AMPLIFIER, PQCC16 |
| TPA6132A2RTET | 0.025 W, 2 CHANNEL, AUDIO AMPLIFIER, PQCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPA6130A2YZHT | 功能描述:音頻放大器 138-mW DirectPath Stereo Headphone Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA6132A2 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:25-mW DIRECTPATH? STEREO HEADPHONE AMPLIFIER WITH POP SUPPRESSION |
| TPA6132A2EVM2 | 功能描述:音頻 IC 開(kāi)發(fā)工具 TPA6132A2EVM2 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| TPA6132A2RTER | 功能描述:音頻放大器 25mW DirectPath St Headphone Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA6132A2RTET | 功能描述:音頻放大器 25mW DirectPath St Headphone Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。