- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98281 > TPS51020DBTR (TEXAS INSTRUMENTS INC) DUAL SWITCHING CONTROLLER, 450 kHz SWITCHING FREQ-MAX, PDSO30 PDF資料下載
參數(shù)資料
| 型號： | TPS51020DBTR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | DUAL SWITCHING CONTROLLER, 450 kHz SWITCHING FREQ-MAX, PDSO30 |
| 封裝： | GREEN, PLASTIC, TSSOP-30 |
| 文件頁數(shù)： | 28/29頁 |
| 文件大小： | 672K |
| 代理商： | TPS51020DBTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁
TPS51020
SLUS564C JULY 2003 REVISED OCTOBER 2008
8
www.ti.com
TERMINAL FUNCTIONS (continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
PGOOD
12
O
Power good output. This is an open drain pull-down pin for power good. It remains low during soft-start until
both outputs become within
±7.5%. If INV1 or INV2 is out of regulation, or VREG5V goes under UVLO then this
pin goes low. The internal delay timer counts 2048 clks at low to high (by design, no delay for high to low). If
ENBLx is low, and the power good output is high, then the power good signal for that channel is ignored.
REF_X
8
O
10-V N-channel MOSFET bias or (VO1_VDDQ)/2 reference output. If dual mode is selected (DDR > 2.2 V)
then this pin provides a low 10-V current (< 2 mA) bias, dropped down from VIN, for the SO – S5 switched
N-channel MOSFETs. If DDR mode is selected (DDR = GND) then this pin becomes (VO1_VDDQ)/2 capable
of 3 mA source current. This bias/reference is shut off when ENBL1 and ENBL2 are both low. (See Table 2)
REG5_IN
21
I
External 5V regulator Input. If this pin is above 4.7 V, then the 5 V circuit bias switches from the VREF5 to the
supply presented to REG5_IN.
SSTRT1
3
I
Soft-start/frequency select input. Connect a capacitor between SSTRTx and ground for adjusting the softstart
time. A constant current fed to this capacitor ramps the reference during startup. Frequency selection is de-
SSTRT2
13
I
time. A constant current fed to this capacitor ramps the reference during startup. Frequency selection is de-
scribed in Table 1. The soft-start capacitor is discharged upon UVLO/OVP/UVP, or when ENBLx is asserted
low.
SKIP
4
I
Skip mode selection pin. Ground for automatic control between PWM mode in heavy load and hysteretic op-
eration in light load. Tie high for PWM only operation for the entire load condition. If DDR is grounded, then skip
mode is disabled for Channel 2.
TRIP1
25
I
Channel 1 overcurrent trip point voltage input. Connect a resistor between TRIP1 and the high-side N-channel
MOSFET input conversion voltage for high-side N-channel MOSFET UVP current limit shut down. Connect
resistor between TRIP1 and GND for low-side N-channel MOSFET overcurrent latch shutdown.
TRIP2
23
I
Channel 2 overcurrent trip point voltage input. Connect a resistor between TRIP2 and the high-side N-channel
MOSFET input conversion voltage for high-side N-channel MOSFET UVP current limit shut down with a 180
°
channel phase shift. Connect resistor between TRIP2 and GND for low-side N-channel MOSFET over current
latch shut-down. The oscillator voltage ramp adjustment (the feed-forward feature) for channel 2 is disabled
when this pin is tied to ground via a resistor.
VBST1
30
I
Supply Input for high-side N-channel FET driver. Typically connected via charge pump from LLx.
VBST2
16
I
Supply Input for high-side N-channel FET driver. Typically connected via charge pump from LLx.
VO1_VDDQ
5
I
Output discharge pin. Connect this pin to the SMPS output. The output is discharged to at least 0.3 V before
the channel can start-up again. If DDR is low, then the VO1_VDDQ pin must be connected to the VDDQ output
VO2
11
I
the channel can start-up again. If DDR is low, then the VO1_VDDQ pin must be connected to the VDDQ output
since this pin works as the VDDQ feedback to generate the VTT reference voltage and VO2 should be con-
nected to GND since VTT must remain in a high-impedance state during S3 mode.
VREG5
22
O
Internal, 60-mA, 5-V regulator output. DDR, ENBL1 or ENBL2 high ( > 2.2V) turns on the 5 V regulator.
VIN
24
I
High-voltage input. Typically the battery voltage. This pin serves as inputs for the VREF5 regulator, the REF_X
regulator and positive input for overcurrent comparators. Precaution should be taken for tracing between this
pin and the high-side N-channel MOSFET drain where positive node of TRIPx resistors are located.
Table 2. Reference Regulator Control
MODE
DDR
ENBL1
ENBL2
VREF5
REF_X
OSC
DDR
LOW
OFF
DDR
LOW
HIGH
ON
OFF
ON
DDR
LOW
HIGH
LOW
ON
VO1_DDR
2
ON
DDR
LOW
HIGH
ON
VO1_DDR
2
ON
DUAL
HIGH
LOW
ON
OFF
DUAL
HIGH
LOW
HIGH
ON
10 V
ON
DUAL
HIGH
LOW
ON
10 V
ON
DUAL
HIGH
ON
10 V
ON
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPS5110PW | 1.5 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO24 |
| TPS51163DRCR | SWITCHING CONTROLLER, 660 kHz SWITCHING FREQ-MAX, PDSO10 |
| TPS51113DRCR | SWITCHING CONTROLLER, 330 kHz SWITCHING FREQ-MAX, PDSO10 |
| TPS51200DRCT | SPECIALTY ANALOG CIRCUIT, PDSO10 |
| TPS51200DRCTG4 | SPECIALTY ANALOG CIRCUIT, PDSO10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS51020DBTRG4 | 功能描述:DC/DC 開關(guān)控制器 Dual DDR selectable Sync buck Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| TPS51020EVM-001 | 功能描述:電源管理IC開發(fā)工具 TPS51020-001 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| TPS5102DBT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL, HIGH-EFFICIENCY CONTROLLER FOR NOTEBOOK PC POWER |
| TPS5102IDBR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TPS5102IDBT | 功能描述:DC/DC 開關(guān)控制器 Dual Output Synch Buck Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。