欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: TS8308500CGL
廠商: E2V TECHNOLOGIES PLC
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68
封裝: 11 X 11 MM, 1.27MM PITCH, CERAMIC, BGA-68
文件頁數(shù): 21/50頁
文件大小: 491K
代理商: TS8308500CGL
28
TS8308500
2193A–BDC–04/03
Three possible line driving and back-termination scenarios are proposed
(assuming V
PLUSD = 0V):
1.
75
impedance transmission lines, 75 differentially terminated (Figure 33):
Each output voltage varies between -1V and -1.42V (respectively +1.4V and +1V), leading
to ±0.41V = 0.825V in differential, around -1.21V (respectively +1.21V) common mode for
V
PLUSD = 0V (respectively 2.4V)
2.
50
impedance transmission lines, 50 differentially terminated (Figure 34):
Each output voltage varies between -1.02V and -1.35V (respectively +1.38V and +1.05V),
leading to ±0.33V = 660 mV in differential, around -1.18V (respectively +1.21V) common
mode for V
PLUSD = 0V (respectively 2.4V)
3.
75
impedance open transmission lines (Figure 35):
Each output voltage varies between -1.6V and -0.8V (respectively +0.8V and +1.6V),
which are true ECL levels, leading to ±0.8V = 1.6V in differential, around -1.2V (respec-
tively +1.2V) common mode for VPLUSD = 0V (respectively 2.4V)
Therefore, it is possible to directly drive high input impedance storing registers, without
terminating the 75
transmission lines.
In the time domain, that means that the incident wave will reflect at the 75
transmission
line output and travel back to the generator (i.e.: the 75
data output buffer). As the buffer
output impedance is 75
, no back reflection will occur.
Note:
This is no longer true if a 50
transmission line is used, as the latter is not matching the buffer
75
output impedance.
Each differential output termination length must be kept identical.
It is recommended to decouple the midpoint of the differential termination with a 10 nF capaci-
tor to avoid common mode perturbation in case of slight mismatch in the differential output line
lengths.
Too large mismatches (keep < a few mm) in the differential line lengths will lead to switching
currents flowing into the decoupling capacitor leading to switching ground noise.
The differential output voltage levels (75
or 50 termination) are not ECL standard voltage
levels, however, it is possible to drive standard logic ECL circuitry like the ECLinPS logic line
from Motorola.
相關(guān)PDF資料
PDF描述
TS8308500VGL 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68
TS8308500CG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
TS8308500CG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8308500VGL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 500 Msps
TS8308C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS8308J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS8308P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS831 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW
主站蜘蛛池模板: 宜城市| 乐业县| 武平县| 新乡市| 广宁县| 玉田县| 黄浦区| 齐齐哈尔市| 登封市| 交城县| 资中县| 巴塘县| 龙南县| 虹口区| 原平市| 通辽市| 连南| 鹤岗市| 赫章县| 新建县| 门源| 太湖县| 玛多县| 北辰区| 封开县| 西和县| 炎陵县| 嘉黎县| 文成县| 西藏| 南阳市| 石狮市| 花莲市| 卓资县| 平顺县| 深圳市| 田林县| 清原| 河池市| 乌鲁木齐县| 福泉市|