欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TS8388BCFB/Q
廠商： E2V TECHNOLOGIES PLC
元件分類： ADC
英文描述： 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁(yè)數(shù)： 22/47頁(yè)
文件大?。?/td> 1230K
代理商： TS8388BCFB/Q
29
TS8388BF
2144A–BDC–04/02
Three possible line driving and back-termination scenarios are proposed (assuming V
PLUSD =
0V):
1.
75
impedance transmission lines, 75 differentially terminated (Figure 32):
Each output voltage varies between -1V and -1.42V (respectively +1.4V and +1V), leading
to ±0.41V = 0.825V in differential, around -1.21V (respectively +1.21V) common mode for
V
PLUSD = 0V (respectively 2.4V).
2.
50
impedance transmission lines, 50 differentially termination (Figure 33):
Each output voltage varies between -1.02V and -1.35V (respectively +1.38V and +1.05V),
leading to ±0.33V = 660 mV in differential, around -1.18V (respectively +1.21V) common
mode for V
PLUSD = 0V (respectively 2.4V).
3.
75
impedance open transmission lines (Figure 34):
Each output voltage varies between -1.6V and -0.8V (respectively +0.8V and +1.6V),
which are true ECL levels, leading to ±0.8V = 1.6V in differential, around -1.2V (respec-
tively +1.2V) common mode for VPLUSD = 0V (respectively 2.4V). Therefore, it is possible
to drive directly high input impedance storing registers, without terminating the 75
trans-
mission lines. In time domain, that means that the incident wave will reflect at the 75
transmission line output and travel back to the generator (i.e.: the 75
data output buffer).
As the buffer output impedance is 75
, no back reflection will occur.
Note: This is no longer true if a 50
transmission line is used, as the latter is not matching the
buffer 75
output impedance.
Each differential output termination length must be kept identical. It is recommended to decou-
ple the midpoint of the differential termination with a 10 nF capacitor to avoid common mode
perturbation in case of slight mismatch in the differential output line lengths.
Too large mismatches (keep < a few mm) in the differential line lengths will lead to switching
currents flowing into the decoupling capacitor leading to switching ground noise.
The differential output voltage levels (75
or 50 termination) are not ECL standard voltage
levels, however it is possible to drive standard logic ECL circuitry like the ECLinPS logic line
from Motorola.
At sampling rates exceeding 1 GSPS, it may be difficult to trigger the HP16500 or any other
Acquisition System with digital outputs. It becomes necessary to regenerate digital data and
Data Ready by means of external amplifiers, in order to be able to test the TS8388BF at its
optimum performance conditions.
相關(guān)PDF資料
PDF描述
TS8388BVFSB/Q 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFS9NB2 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BCFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BCG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A/D CONVERTER
TS8388BCGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BCGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMF 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 博乐市| 郧西县| 故城县| 天柱县| 古田县| 巴里| 合阳县| 岳普湖县| 来安县| 建湖县| 尉氏县| 射洪县| 丰顺县| 恩施市| 石阡县| 抚州市| 康保县| 班戈县| 正阳县| 原平市| 南溪县| 平原县| 克什克腾旗| 雷波县| 巴林右旗| 德昌县| 莱西市| 台山市| 阿拉尔市| 海门市| 安阳县| 莫力| 台东市| 蚌埠市| 华宁县| 洪江市| 高青县| 新余市| 西城区| 松阳县| 通州区|