- 您現在的位置：買賣IC網 > PDF目錄98299 > TS8388BCFSB/Q (E2V TECHNOLOGIES PLC) 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF資料下載
參數資料
| 型號： | TS8388BCFSB/Q |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁數： | 16/47頁 |
| 文件大小： | 1230K |
| 代理商： | TS8388BCFSB/Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
23
TS8388BF
2144A–BDC–04/02
TS8388BF Main
Features
Timing
Information
Timing Value for
TS8388BF
Timing values as defined in Table 3 on page 4 are advanced data, issued from electric simula-
tions and first characterizations results fitted with measurements.
Timing values are given at CQFP68 package inputs/outputs, taking into account package
internal controlled impedance traces propagation delays, gullwing pin model, and specified
termination loads.
Propagation delays in 50/75
impedance traces are NOT taken into account for TOD and
TDR.
Apply proper derating values corresponding to termination topology.
The min/max timing values are valid over the full temperature range in the following
conditions:
Specified Termination Load (Differential output Data and Data Ready):
50
resistor in parallel with 1 standard ECLinPS register from Motorola (i.e.: 10E452)
Typical ECLinPS inputs shows a typical input capacitance of 1.5 pF (including package
and ESD protections).
If addressing an output Dmux, take care if some Digital outputs do not have the same
termination load and apply corresponding derating value given below.
Output Termination Load derating values for TOD and TDR:
~ 35 ps/pF or 50 ps per additional ECLinPS load.
Propagation time delay derating values have also to be applied for TOD and TDR:
~ 6 ps/mm (155 ps/inch) for TSEV8388B Evaluation Board.
Apply proper time delay derating value if a different dielectric layer is used.
Propagation Time
Considerations
TOD and TDR Timing values are given from pin to pin and DO NOT include the additional
propagation times between device pins and input/output termination loads. For the
TSEV8388B Evaluation Board, the propagation time delay is 6 ps/mm (155 ps/inch) corre-
sponding to 3.4 (at 10 GHz) dielectric constant of the RO4003 used for the Board.
If a different dielectric layer is used (for instance Teflon), please use appropriate propagation
time values.
TD does NOT depend on propagation times because it is a differential data (TD is the time dif-
ference between Data Ready output delay and digital Data output delay).
TD is also the most straightforward data to measure, again because it is differential: TD can be
measured directly onto termination loads, with matched Oscilloscopes probes.
TOD-TDR Variation
Over Temperature
Values for TOD and TDR track each other over temperature (1% variation for TOD-TDR per
100
°C temperature variation).
Therefore TOD-TDR variation over temperature is negligible. Moreover, the internal (on-chip)
and package skews between each Data TODs and TDR effect can be considered as
negligible.
相關PDF資料 |
PDF描述 |
|---|---|
| TS8388BVFB/Q | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BCFB/Q | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BCFSB/Q | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVFSB/Q | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVFB/Q | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS8388BCG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A/D CONVERTER |
| TS8388BCGL | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BCGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMF | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFB/Q | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
發布緊急采購，3分鐘左右您將得到回復。