欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TS8388BMFB/Q
廠商: ATMEL CORP
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁數: 26/57頁
文件大?。?/td> 1277K
代理商: TS8388BMFB/Q
32
TS8388B
2144C–BDC–04/03
Single-ended ECL
Clock Input
In single-ended configuration enter on CLK (resp. CLKB) pin, with the inverted phase Clock
input pin CLKB (respectively CLK) connected to -1.3V through the 50
termination resistor.
The inphase input amplitude is 1V peak to peak, centered on -1.3V common mode.
Figure 33. Single-ended Clocl Input (ECL):
VCLK Common Mode = -1.3V; VCLKB = -1.3V
Noise Immunity
Information
Circuit noise immunity performance begins at design level.
Efforts have been made on the design in order to make the device as insensitive as possible
to chip environment perturbations resulting from the circuit itself or induced by external cir-
cuitry (Cascode stages isolation, internal damping resistors, clamps, internal (on-chip)
decoupling capacitors).
Furthermore, the fully differential operation from analog input up to the digital outputs provides
enhanced noise immunity by common mode noise rejection.
Common mode noise voltage induced on the differential analog and clock inputs will be can-
celed out by these balanced differential amplifiers.
Moreover, proper active signals shielding has been provided on the chip to reduce the amount
of coupled noise on the active inputs.
The analog inputs and clock inputs of the TS8388B device have been surrounded by ground
pins, which must be directly connected to the external ground plane.
Digital Outputs
The TS8388B differential output buffers are internally 75
loaded. The 75 resistors are con-
nected to the digital ground pins through a -0.8V level shift diode (see Figure 34, Figure 35,
The TS8388B output buffers are designed for driving 75
(default) or 50 properly terminated
impedance lines or coaxial cables. An 11 mA bias current flowing alternately into one of the
75
resistors when switching ensures a 0.825V voltage drop across the resistor (untermi-
nated outputs).
The V
PLUSD positive supply voltage allows the adjustment of the output common mode level
from -1.2V (V
PLUSD = 0V for ECL output compatibility) to +1.2V (VPLUSD = 2.4V for LVDS output
compatibility).
Therefore, the single-ended output voltages vary approximately between -0.8V and -1.625V,
(outputs unterminated), around -1.2V common mode voltage.
-1.8V
-0.8V
t
[V]
VCLK
VCLKB = -1.3V
相關PDF資料
PDF描述
TS8388BMFSB/QNB1 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB2 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QQB3 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB1 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB3 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關代理商/技術參數
參數描述
TS8388BMFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB1 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NB3 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NC2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
主站蜘蛛池模板: 江城| 襄樊市| 乐至县| 尼勒克县| 开原市| 永定县| 吉水县| 新蔡县| 海门市| 瑞安市| 平安县| 云南省| 山丹县| 辉南县| 平塘县| 西和县| 聊城市| 乌鲁木齐县| 青州市| 独山县| 比如县| 藁城市| 平和县| 邵阳县| 渭南市| 丰原市| 夏河县| 岳普湖县| 南乐县| 富裕县| 宿松县| 嫩江县| 商河县| 鹰潭市| 河北省| 百色市| 罗源县| 中超| 沁阳市| 海晏县| 奈曼旗|