欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TS8388BMFB/Q
廠商: ATMEL CORP
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁數: 27/57頁
文件大小: 1277K
代理商: TS8388BMFB/Q
33
TS8388B
2144C–BDC–04/03
Three possible line driving and back-termination scenarios are proposed (assuming V
PLUSD =
0V):
1.
75
impedance transmission lines, 75 differentially terminated (Figure 34):
Each output voltage varies between -1V and -1.42V (respectively +1.4V and +1V), leading
to ±0.41V = 0.825V in differential, around -1.21V (respectively +1.21V) common mode for
V
PLUSD = 0V (respectively 2.4V).
2.
50
impedance transmission lines, 50 differentially termination (Figure 35):
Each output voltage varies between -1.02V and -1.35V (respectively +1.38V and +1.05V),
leading to ±0.33V = 660 mV in differential, around -1.18V (respectively +1.21V) common
mode for V
PLUSD = 0V (respectively 2.4V).
3.
75
impedance open transmission lines (Figure 36):
Each output voltage varies between -1.6V and -0.8V (respectively +0.8V and +1.6V),
which are true ECL levels, leading to ±0.8V = 1.6V in differential, around -1.2V (respec-
tively +1.2V) common mode for V
PLUSD = 0V (respectively 2.4V). Therefore, it is possible
to drive directly high input impedance storing registers, without terminating the 75
trans-
mission lines. In time domain, that means that the incident wave will reflect at the 75
transmission line output and travel back to the generator (i.e.: the 75
data output buffer).
As the buffer output impedance is 75
, no back reflection will occur.
Note: This is no longer true if a 50
transmission line is used, as the latter is not matching the
buffer 75
output impedance.
Each differential output termination length must be kept identical. It is recommended to decou-
ple the midpoint of the differential termination with a 10 nF capacitor to avoid common mode
perturbation in case of slight mismatch in the differential output line lengths.
Too large mismatches (keep < a few mm) in the differential line lengths will lead to switching
currents flowing into the decoupling capacitor leading to switching ground noise.
The differential output voltage levels (75
or 50 termination) are not ECL standard voltage
levels, however it is possible to drive standard logic ECL circuitry like the ECLinPS logic line
from Motorola.
At sampling rates exceeding 1 GSPS, it may be difficult to trigger any Acquisition System with
digital outputs. It becomes necessary to regenerate digital data and Data Ready by means of
external amplifiers, in order to be able to test the TS8388B at its optimum performance
conditions.
相關PDF資料
PDF描述
TS8388BMFSB/QNB1 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB2 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QQB3 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB1 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB3 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關代理商/技術參數
參數描述
TS8388BMFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB1 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NB3 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NC2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
主站蜘蛛池模板: 淮滨县| 金寨县| 肥乡县| 鄂托克前旗| 健康| 海南省| 遂川县| 瑞丽市| 铜鼓县| 清镇市| 华阴市| 三台县| 茂名市| 兴化市| 县级市| 云梦县| 泰顺县| 当雄县| 新安县| 于都县| 榆中县| 娄底市| 博乐市| 娱乐| 绵阳市| 马关县| 铜山县| 衡山县| 鄂温| 安福县| 五大连池市| 长岭县| 含山县| 宜春市| 锡林郭勒盟| 苍南县| 西青区| 吴忠市| 大姚县| 荔浦县| 万荣县|