欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TS8388BMFS9NC3
廠商： E2V TECHNOLOGIES PLC
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁(yè)數(shù)： 7/62頁(yè)
文件大小： 1267K
代理商： TS8388BMFS9NC3
15
0860E–BDC–05/07
e2v semiconductors SAS 2007
TS8388B
Notes:
1. Following pin numbers 37 (CLK), 40 (CLKB), 54 (VIN) and 57 (VINB) have to be connected to GND through a 50 resistor as
close as possible to the package (50
termination preferred option).
2. The common mode level of the output buffers is 1.2V below the positive digital supply.
For ECL compatibility the positive digital supply must be set at 0V (ground).
For LVDS compatibility (output common mode at +1.2V) the positive digital supply must be set at 2.4V.
If the subsequent LVDS circuitry can withstand a lower level for input common mode, it is recommended to lower the positive
digital supply level in the same proportion in order to spare power dissipation.
Table 6-2.
TS8388BF/TS8388BFS Pin Description (CQFP68 Package)
Symbol
Pin number
Function
GND
5, 13, 27, 28, 34, 35, 36, 41, 42, 43, 50, 51,
52, 53, 58, 59
Ground pins.
To be connected to external ground plane.
V
PLUSD
1, 2, 16, 17, 18, 68
Digital positive supply (0V for ECL compatibility, 2.4V for
LVDS compatibility).(2)
V
CC
26, 29, 32, 33, 46, 47, 61
+5V positive supply.
VEE
30, 31, 44, 45, 48
–5V analog negative supply.
DVEE
8, 9, 10
–5V digital negative supply.
VIN
54(1), 55
In phase (+) analog input signal of the Sample and Hold
differential preamplifier.
VINB
56, 57(1)
Inverted phase (-) of analog input signal (VIN).
CLK
37(1), 38
In phase (+) ECL clock input signal. The analog input is
sampled and held on the rising edge of the CLK signal.
CLKB
39, 40(1)
Inverted phase (-) of ECL clock input signal (CLK).
D0, D1, D2, D3, D4,
D5, D6, D7
23, 21, 19, 14, 6, 3, 66, 64
In phase (+) digital outputs.
B0 is the LSB. B7 is the MSB.
D0B, D1B, D2B, D3B,
D4B, D5B, D6B, D7B
24, 22, 20, 15, 7, 4, 67, 65
Inverted phase (-) digital outputs.
B0B is the inverted LSB. B7B is the inverted MSB.
OR
62
In phase (+) Out of Range Bit. Out of Range is high on the
leading edge of code 0 and code 256.
ORB
63
Inverted phase (+) Out of Range Bit (OR).
DR
11
In phase (+) output of Data Ready Signal.
DRB
12
Inverted phase (-) output of Data Ready Signal (DR).
GORB
25
Gray or Binary select output format control pin.
- Binary output format if GORB is floating or VCC.
- Gray output format if GORB is connected at ground (0V).
GAIN
60
ADC gain adjust pin.
DIOD/DRRB
49
This pin has a double function (can be left open or grounded
if not used):
- DIOD: die junction temperature monitoring pin.
- DRRB: asynchronous data ready reset function.
相關(guān)PDF資料
PDF描述
TS8388BCGL 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68
TS8388BMFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVGL 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68
TS8388BMFSB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BMFSB/Q 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVF 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 贺兰县| 京山县| 盖州市| 弥勒县| 宁城县| 芦山县| 广汉市| 蚌埠市| 宿迁市| 日照市| 通榆县| 尼木县| 德保县| 佛学| 六枝特区| 巴彦县| 呼伦贝尔市| 察哈| 东台市| 通州市| 高尔夫| 临海市| 邢台市| 永寿县| 台北市| 连江县| 甘德县| 农安县| 革吉县| 沅陵县| 博野县| 乌兰察布市| 福泉市| 邢台市| 芦山县| 民丰县| 和田市| 九龙城区| 诏安县| 乐安县| 常德市|