欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TS86101G2BMGS
廠商: E2V TECHNOLOGIES PLC
元件分類: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255
封裝: CI-CGA, 255 PIN
文件頁數: 17/57頁
文件大小: 1030K
代理商: TS86101G2BMGS
24
0992D–BDC–04/09
TS86101G2B
e2v semiconductors SAS 2009
6.2
Power-up Asynchronous Reset/Synchronization of Several TS86101G2B Devices
A power-on asynchronous reset is integrated on the MUXDAC. It is active during the V
EED ramp-up, (up
to 50% of its final steady-state value – V
EEA/VEED <–2.5V).
To make sure that initialization is effective, the clock should not toggle before V
EED/VEEA exceed 90% of
their final value.
This asynchronous reset allows correct initialization of the divide/4 timing circuitry that drives the 4:1
MUX, therefore providing synchronous DSP output clock signals (DSP_CK_T,DSP_CK_F) and synchro-
nous analog output signals between multiple DACs.
During the power-up reset phase, the applied (CW_IN_T,CW_IN_F) master clock should not toggle.
For initialization, three clock input configurations are authorized:
Differential clock input: the master clock can start indifferently at a logical high or low.
Single-ended clock input on CW_IN_T: the master clock must be at a logical high during reset and
start with a falling edge.
Single-ended clock input on CW_IN_F: the master clock must be at a logical low during reset and
start with a rising edge.
In all cases, the first pulse width of the master clock should last at least 100 ps and should not toggle in
an undetermined way in order to avoid metastability of the clock.
For DSP systems that require several MUXDACs to be synchronized, the following design and protocol
rules apply:
1.
The MUXDACs must be powered-up under DSP executive control, with their clocks kept inac-
tive. If used in differential mode (recommended), the clocks should be previously set to either a
high or low state, and in any case the clocks should not be toggling.
2.
A delay equalling the settling time of the power supplies (time until they reach at least 90% of
their steady state) must be respected before proceeding to step 3.
3.
The MUXDAC clocks can then be commanded to their active state. In order to reduce the prob-
ability of clock meta-stability, the first pulse should last at least 100 ps and should not toggle in
an undetermined way.
4.
All MUXDAC clock paths within a given DSP should be designed according to the standard
high-speed design rules.
相關PDF資料
PDF描述
TS86101G2BVGL PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255
TS86101G2BCGL PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255
TSA0801IF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA0801CFT 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA0801CF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
相關代理商/技術參數
參數描述
TS86101G2BVGL 制造商:e2v technologies 功能描述:10-BIT DAC MUXDAC 10-BIT 1.2 GSPS - Trays
TS861AI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAIL TO RAIL MICROPOWER BICMOS COMPARATORS
TS861AID 功能描述:校驗器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
TS861AIDT 功能描述:校驗器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
TS861AILT 功能描述:校驗器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
主站蜘蛛池模板: 南充市| 定南县| 武宣县| 南投县| 呼玛县| 凤山县| 崇信县| 杭锦后旗| 监利县| 汶川县| 天津市| 肥乡县| 博湖县| 黄陵县| 应城市| 如东县| 庄浪县| 福鼎市| 高邑县| 娄底市| 肃宁县| 卫辉市| 永仁县| 土默特左旗| 鹿邑县| 科尔| 罗源县| 九龙县| 台中县| 广宗县| 呼和浩特市| 即墨市| 新宁县| 镇远县| 宁夏| 洪泽县| 运城市| 保亭| 越西县| 嵊泗县| 航空|