- 您現在的位置：買賣IC網 > PDF目錄365965 > TS8882VF20 PDF資料下載
參數資料
| 型號： | TS8882VF20 |
| 文件頁數： | 18/42頁 |
| 文件大小： | 1703K |
| 代理商： | TS8882VF20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
18
TS68882
2119A
–
12/01
Functional
Description
The Coprocessor
Concept
The TS 68882 functions as a coprocessor in systems where the TS 68020 or TS 68030 is the
main processor via the TS 68000 coprocessor interface. It functions as a peripheral processor
in systems where the main processor is the TS 68000, TS 68010.
The TS 68882 utilizes the TS 68000 Family coprocessor interface to provide extension of the
TS 68020 /TS 68030 registers and instruction set in a manner which is transparent to the pro-
grammer. The programmer perceives the MPU/FPCP execution model as if both devices are
implemented on one chip.
A fundamental goal of the TS 68000 Family coprocessor interface is to provide the program-
mer with an execution model based upon sequential instruction execution by the TS 68020/TS
68030 and the TS 68882. For optimum performance, however, the coprocessor interface
allows concurrent operations in the TS 68882 with respect to the TS 68020/TS 68030 when-
ever possible. In order to simplify the programmer
’
s model, the coprocessor interface is
designed to emulate, as closely as possible, non-concurrent operation between the TS
68020/TS 68030 and the TS 68882.
The TS 68882 is s non-DMA type coprocessor which uses a subset of the general purpose
coprocessor interface supported by the TS 68020/TS 68030. Features of the interface imple-
mented in the TS 68882 are as follows:
The main processor(s) and TS 68882 communicate via standard TS 68000 bus cycles
The main processor(s) and TS 68882 communications are not dependent upon the
instruction sets or internal details of the individual devices (e.g., instruction pipes or
caches, addressing modes)
The main processor(s) and TS 68882 may operate at different clock speeds
TS 68882 instructions utilize all addressing modes provided by the main processor; all
effective addresses are calculated by the main processor at the request of the
coprocessor
All data transfers are performed by the main processor at the request of the TS 68882;
thus memory management, bus errors, address errors, and bus arbitration function as if
the TS 68882 instructions are executed by the main processor
Overlapped (concurrent) instruction execution enhances throughput while maintaining the
programmer
’
s model of sequential instruction execution
Coprocessor detection of exceptions which require a trap to be taken are serviced by the
main processor at the request of the TS 68882 thus exception processing functions as if
the TS 68882 instructions were executed by the main processor
Support of virtual memory/virtual machine systems is provided via the FSAVE and
FRESTORE instructions
Up to eight coprocessors may reside in a system simultaneously: multiple coprocessors of
the same type are also allowed
Systems may use software emulation of the TS 68882 without reassembling or relinking
user software
The TS 68882 programming model is shown in Figure 10 through 15, and consists of the
following:
Eight 80-bit floating-point data registers (FP0-FP7). These registers are analogous to the
integer data registers (D0-D7) and are completely general purpose (i.e., any instruction
may use any register)
相關PDF資料 |
PDF描述 |
|---|---|
| TS88915T | TS88915T [Updated 6/02. 19 Pages] Low Skew CMOS PLL Clock Driver. 3 state 70 and 100 MHZ versions |
| TS902AID | Voltage-Feedback Operational Amplifier |
| TS902AIN | Voltage-Feedback Operational Amplifier |
| TS902BID | Voltage-Feedback Operational Amplifier |
| TS902BIN | Voltage-Feedback Operational Amplifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS88915T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TS88915T [Updated 6/02. 19 Pages] Low Skew CMOS PLL Clock Driver. 3 state 70 and 100 MHZ versions |
| TS88915TMR70 | 功能描述:IC CLK DVR 8OUT PLL 70MHZ 29PGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| TS88915TMW70 | 功能描述:IC CLK DVR 8OUT PLL 70MHZ 28LCCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| TS88915TMWB/T55 | 制造商:e2v technologies 功能描述: |
| TS88915TMWB/T70 | 制造商:e2v technologies 功能描述:PLL Clock Driver Single 35MHz to 70MHz 28-Pin LDCC |
發布緊急采購，3分鐘左右您將得到回復。