欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB12LV01BPZ
英文描述: FPGA (Field-Programmable Gate Array)
中文描述: 總線控制器
文件頁數: 72/106頁
文件大小: 605K
代理商: TSB12LV01BPZ
5
16
5.2.7
In this mode, when the link receives an isochronous packet that is addressed to it, the following sequence
of operations is performed:
Asynchronous Packet Receive With Headers and Trailer
Step 1:
The packet router control logic will route the packet to the data mover. At the same time
DMDONE will be asserted high for one DMCLK cycle.
Step 2:
This is followed by DMRW asserted high as the packet comes through. PKTFLAG is only
asserted high when the header quadlets are being received.
Step 3:
After all the data payload has been received on the DMD[0:15] lines, PKTFLAG will be
asserted high again as the trailer quadlet is being received. Once the entire packet is
received, the DMRW line will be asserted low.
Figure 5
25 and Figure 5
26 show the timing diagram for this mode for the quadlet receive and the block
receive cases, respectively. For simplicity, a data block size of three quadlets was selected in Figure 5
26
DMCLK
DMRW
DMD[0:15]
PKTFLAG
DMDONE
Figure 5
25. Asynchronous Quadlet Receive With Headers and Trailer at 400 Mbps
DMCLK
DMRW
DMD[0:15]
PKTFLAG
DMDONE
Figure 5
26. Asynchronous Block Receive With Headers and Trailer at 400 Mbps
5.2.8
In this mode, when the link receives an isochronous packet that is addressed to it, the following sequence
of operations are performed:
Asynchronous Packet Receive Without Headers and Trailer
Step 1:
The packet router control logic will route the packet to the data mover. After the headers
are sent through, DMDONE will be asserted high for one DMCLK cycle.
Step 2:
DMRW is then asserted high as the data payload comes through.
Step 3:
After all data has been received on the DMD[0:15] lines, DMRW will be asserted low and
the trailer quadlet will then come out on the DMD[0:15] lines.
相關PDF資料
PDF描述
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
相關代理商/技術參數
參數描述
TSB12LV01BPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZTG4 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01PZ 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSB12LV21 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 LINK LAYER CONTROLLER
TSB12LV21A 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 BUS TO PCI BUS INTERFACE
主站蜘蛛池模板: 中西区| 保定市| 崇仁县| 名山县| 仁寿县| 金溪县| 兴文县| 栾城县| 北流市| 嵩明县| 江永县| 淄博市| 翼城县| 伊通| 华坪县| 丁青县| 永福县| 海伦市| 台东县| 来宾市| 巴彦县| 凯里市| 三门县| 宁河县| 古田县| 伊吾县| 二连浩特市| 九江县| 台前县| 洱源县| 阿坝| 津南区| 镶黄旗| 澄城县| 泾阳县| 台东市| 平原县| 苏尼特右旗| 汾西县| 抚顺市| 惠来县|