- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365986 > TSPC106AMGS66CE MEMORY CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | TSPC106AMGS66CE |
| 英文描述： | MEMORY CONTROLLER |
| 中文描述： | 內存控制器 |
| 文件頁數(shù)： | 11/40頁 |
| 文件大小： | 569K |
| 代理商： | TSPC106AMGS66CE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
11
TSPC106
2102B
–
HIREL
–
02/02
DH[0:31],
DL[0:31]
Data bus
64
The data bus is comprised of two halves - data bus high (DH[0:31])
and data bus low (DL[0:31]). The data bus has the following byte lane
assignments:
O
Represents the value of data being driven by the TSPC106.
I
Represents the state of data being driven by a 60x processor, the local
bus slave, the L2 cache or the memory subsystem.
GBL
Global
1
I/O
Indicates that an access is global and hardware needs to enforce
coherency.
LBCLAIM
Local bus slave
cycle claim
1
I
Indicates that the local bus slave claims the transaction and is
responsible for driving TA during the data tenure.
MCP
Machine check
1
O
Indicates that the TSPC106 detected a catastrophic error and the 60x
processor should initiate a machine check exception.
TA
Transfer
acknowledge
1
O
Indicates that the data has been latched for a write operation or that
the data is valid for a read operation, thus terminating the current data
beat. If it is the last (or only) data beat, this also terminates the data
tenure.
I
Indicates that the external L2 cache or local bus slave has latched data
for a write operation or is indicating the data is valid for a read
operation. If it is the last (or only) data beat, then the data tenure is
terminated.
TBST
Transfer burst
1
O
Indicates that a burst transfer is in progress.
I
Indicates that a burst transfer is in progress.
TEA
Transfer error
acknowledge
1
O
Indicates that a bus error has occurred. Assertion of TEA terminates
the transaction in progress. An unsupported memory transaction, such
as a direct-store access or a graphics read or write, causes the
assertion of TEA (provided TEA is enabled).
TS
Transfer start
1
O
Indicates that the TSPC106 has started a bus transaction and that the
address and transfer attribute signals are valid. Note that the
TSPC106 only initiates a transaction to broadcast the address of a PCI
access to memory for snooping purposes.
I
Indicates that a 60x bus master has begun a transaction and that the
address and transfer attribute signals are valid.
Table 2.
60x Processor Interface Signals (Continued)
Signal
Signal Name
Number of
Pins
I/O
Signal Description
Data Byte
Byte Lane
DH[0:7]
0
DH[8:15]
1
DH[16:23]
2
DH[24:31]
3
DL[0:7]
4
DL[8:15]
5
DL[16:23]
6
DL[24:31]
7
相關PDF資料 |
PDF描述 |
|---|---|
| TSPC106AMGS66CG | MEMORY CONTROLLER |
| TSPC106AMGS83CE | MEMORY CONTROLLER |
| TSPC106AMGS83CG | MEMORY CONTROLLER |
| TSPC106AVGU66CE | MEMORY CONTROLLER |
| TSPC106AVGU66CG | MEMORY CONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSPC106AMGS66CG | 制造商:e2v 功能描述:PCI Bus Bridge Memory Controller 303-Pin CI-CGA 制造商:e2v technologies 功能描述:PCI Bus Bridge Memory Controller 303-Pin CI-CGA |
| TSPC106AMGS83CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AMGS83CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AMGSB/Q66CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AMGSB/Q66CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。