- 您現在的位置：買賣IC網 > PDF目錄365986 > TSPC106AMGS66CE MEMORY CONTROLLER PDF資料下載
參數資料
| 型號： | TSPC106AMGS66CE |
| 英文描述： | MEMORY CONTROLLER |
| 中文描述： | 內存控制器 |
| 文件頁數： | 13/40頁 |
| 文件大小： | 569K |
| 代理商： | TSPC106AMGS66CE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
13
TSPC106
2102B
–
HIREL
–
02/02
External L2 Controller Signals
When an external L2 cache controller is used instead of the internal L2 cache controller,
four signals change their functions.
DOE
DBGL2
Data RAM output
enable
1
O
Indicates that the L2 data RAMs should drive the data bus.
DWE[0:2]
DBG2
DBG3
Data RAM write
enable
3
O
Indicates that a write to the L2 data RAMs is in progress. Multiple pins
are provided to reduce loading.
HIT
Hit
1
I
Indicates that the L2 cache has detected a hit. The polarity of HIT is
programmable.
TOE
DBG1
Tag output enable
1
O
Indicates that the tag RAM should drive the L2 tag address onto the
address bus.
TV
BR2
Tag valid
1
I/O
Indicates that the current L2 cache line should be marked valid. The
polarity of TV is programmable.
TWE
BG2
Tag write enable
1
O
Indicates that the L2 tag address, valid, and dirty bits should be
updated.
Table 3.
Internal L2 Controller Signals (Continued)
Signal
Signal Name
Number of
Pins
I/O
Signal Description
Table 4.
External L2 Controller Signals
Signal
Signal Name
Number of
Pins
I/O
Signal Description
BGL2
BA1
BAA
External L2 bus
grant
1
O
Indicates that the external L2 controller has been granted mastership
of the 60x address bus.
BRL2
ADS
DALE
External L2 bus
request
1
I
Indicates that the external L2 controller requires mastership of the 60x
bus for a transaction.
DBGL2
DOE
External L2 data
bus grant
1
O
Indicates that the external L2 controller has been granted mastership
of the 60x data bus.
HIT
External L2 hit
1
I
Indicates that the current transaction is claimed by the external L2
controller. The external L2 controller will assert AACK and TA for the
transaction.
相關PDF資料 |
PDF描述 |
|---|---|
| TSPC106AMGS66CG | MEMORY CONTROLLER |
| TSPC106AMGS83CE | MEMORY CONTROLLER |
| TSPC106AMGS83CG | MEMORY CONTROLLER |
| TSPC106AVGU66CE | MEMORY CONTROLLER |
| TSPC106AVGU66CG | MEMORY CONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSPC106AMGS66CG | 制造商:e2v 功能描述:PCI Bus Bridge Memory Controller 303-Pin CI-CGA 制造商:e2v technologies 功能描述:PCI Bus Bridge Memory Controller 303-Pin CI-CGA |
| TSPC106AMGS83CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AMGS83CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AMGSB/Q66CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AMGSB/Q66CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。