- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UDA1342 (NXP Semiconductors N.V.) Audio CODEC PDF資料下載
參數(shù)資料
| 型號： | UDA1342 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | Codec |
| 英文描述： | Audio CODEC |
| 中文描述： | 音頻編解碼器 |
| 文件頁數(shù)： | 20/44頁 |
| 文件大小： | 180K |
| 代理商： | UDA1342 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
2
2
P
P
A
U
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
8.16.5
R
EAD CYCLE
The read cycle is used to read data from the internal registers of the UDA1342TS to the microcontroller. The I
2
C-bus format for a read cycle is shown
in Table 18.
The format of the read cycle is as follows:
1.
The microcontroller starts with a START condition S.
2.
The first byte (8 bits) contains the device address 001 01X and a write command (bit R/W = 0).
3.
This is followed by an acknowledge (A) from the UDA1342TS.
4.
The microcontroller then writes the register address where reading of the register content of the UDA1342TS must start.
5.
The UDA1342TS acknowledges this register address.
6.
Then the microcontroller generates a repeated START (Sr).
7.
Again the device address 0011 01X is given, but this time followed by a read command (bit R/W = 1).
8.
The UDA1342TS sends the two-byte data with the Most Significant Data (MSD) byte first and then the Least Significant Data (LSD) byte, where
each byte is acknowledged by the microcontroller (master).
9.
The microcontroller stops this cycle by generating a negative acknowledge (NA).
10. The UDA1342TS then frees the I
2
C-bus and the microcontroller can generate a STOP condition (P).
Table 18
Master transmitter reads from UDA1342TS registers
Note
1.
Auto increment of the register address is carried out if repeated groups of 2 bytes are transmitted.
ACKNOWLEDGE FROM UDA1342TS
ACKNOWLEDGE FROM MASTER
DEVICE
ADDRESS
R/W
REGISTER
ADDRESS
DEVICE
ADDRESS
R/W
DATA
(1)
S
0011 01X
0
A 0XXX XXXX A Sr
8 bits
0011 01X
1
A
MSD1
8 bits
A
LSD1
8 bits
A
MSD2
8 bits
A
LSD2
8 bits
A
MSDn
8 bits
A
LSDn
8 bits
NA
P
8 bits
8 bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1344 | Low-voltage low-power stereo audio CODEC with DSP features |
| UDA1345 | Economy audio CODEC |
| UDA1350AH | IEC 958 audio DAC(IEC 958音頻轉(zhuǎn)換器) |
| UDA1350ATS | IEC 958 audio DAC |
| UDA1351 | 96 kHz IEC 958 audio DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1342TS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Audio CODEC |
| UDA1342TS/N1 | 制造商:NXP Semiconductors 功能描述:IC CODEC AUDIO MINIDISC 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, CODEC, AUDIO, MINIDISC, 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, CODEC, AUDIO, MINIDISC, 28-SSOP; Audio CODEC Type:Stereo Codec; No. of ADCs:4; No. of DACs:2; No. of Input Channels:4; No. of Output Channels:2; Audio IC Case Style:SSOP; No. of Pins:28; ADC / DAC Resolution:24bit; ADCs / DACs ;RoHS Compliant: Yes |
| UDA1342TS/N1,512 | 功能描述:接口—CODEC AUDIO CODEC MINIDISC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1342TS/N1,518 | 功能描述:接口—CODEC MINISOUND 3 RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1342TSDB | 功能描述:接口—CODEC AUDIO CODEC MINIDISC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。