欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: UT7C138C45GCA
英文描述: SRAM|4KX8|CMOS| RAD HARD|PGA|68PIN|CERAMIC
中文描述: 靜態存儲器| 4KX8 |的CMOS | RAD數據通信硬|美巡賽| 68PIN |陶瓷
文件頁數: 1/21頁
文件大?。?/td> 272K
代理商: UT7C138C45GCA
FEATURES
q
q
45ns and 55ns maximum address access time
Asynchronous operation for compatibility with industry-
standard 4K x 8/9 dual-port static RAM
CMOS compatible inputs, TTL/CMOS compatible output
levels
Three-state bidirectional data bus
Low operating and standby current
Radiation-hardened process and design; total dose
irradiation testing to MIL-STD-883 Method 1019
- Total-dose: 1.0E6 rads(Si)
- Memory Cell LET threshold: 85 MeV-cm
2
/mg
- Latchup immune (LET >100 MeV-cm
2
/mg)
QML Q and QML V compliant part
Packaging options:
- 68-lead Flatpack
- 68-pin PGA
5-volt operation
Standard Microcircuit Drawing 5962-96845
q
q
q
q
q
q
q
q
INTRODUCTION
The UT7C138 and UT7C139 are high-speed radiation-
hardened CMOS 4K x 8 and 4K x 9 dual-port static RAMs.
Arbitration schemes are included on the UT7C138/139 to
handle situations when multiple processors access the same
memory location. Two ports provide independent,
asynchronous access for reads and writes to any location in
memory. The UT7C138/139 can be utilized as a stand-alone
32/36-Kbit dual-port static RAM or multiple devices can be
combined in order to function as a 16/18-bit or wider master/
slave dual-port static RAM. For applications that require
depth expansion, the BUSY pin is open-collector allowing
for wired OR circuit configuration. An M/S pin is provided
for implementing 16/18-bit or wider memory applications
without the need for separate master and slave devices or
additional discrete logic. Application areas include
interprocessor/multiprocessor designs, communications,
and status buffering.
Each port has independent control pins: chip enable (CE),
read or write enable (R/W), and output enable (OE). BUSY
signals that the port is trying to access the same location
currently being accessed by the other port.
Standard Products
UT7C138/139 4Kx8/9 Radiation-Hardened
Dual-Port Static RAM with Busy Flag
Data Sheet
January 2002
Figure 1. Logic Block Diagram
MEMORY
ARRAY
ROW
SELECT
ROW
SELECT
COL
SEL
COL
SEL
COLUMN
I/O
COLUMN
I/O
R/W
L
CE
L
OE
L
A
11L
A
10L
A
9L
A
0L
R/W
R
CE
R
OE
R
A
11R
A
10R
A
9R
A
0R
I/O
7L
I/O
8L
(7C139)
I/O
7R
I/O
8R
(7C139)
I/O
0L
I/O
0R
ARBITRATION
BUSY
L
BUSY
R
M/S
相關PDF資料
PDF描述
UT7C138C45GCC SRAM|4KX8|CMOS| RAD HARD|PGA|68PIN|CERAMIC
UT7C138C45GCX SRAM|4KX8|CMOS| RAD HARD|PGA|68PIN|CERAMIC
UT7C138C45GPA x8 Dual-Port SRAM
UT7C138C45GPC x8 Dual-Port SRAM
UT7C138C45GPX x8 Dual-Port SRAM
相關代理商/技術參數
參數描述
UT7C138C45GCC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|4KX8|CMOS| RAD HARD|PGA|68PIN|CERAMIC
UT7C138C45GCX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|4KX8|CMOS| RAD HARD|PGA|68PIN|CERAMIC
UT7C138C45GPA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
UT7C138C45GPC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
UT7C138C45GPX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
主站蜘蛛池模板: 丁青县| 景谷| 邹城市| 西青区| 于田县| 双城市| 牡丹江市| 盘锦市| 胶南市| 武邑县| 金平| 神农架林区| 普安县| 宁乡县| 靖远县| 邵东县| 临城县| 晴隆县| 景宁| 石城县| 蓬溪县| 涿鹿县| 鄂州市| 高雄市| 诸暨市| 石城县| 确山县| 三门峡市| 岗巴县| 呼图壁县| 长宁区| 永年县| 鄂托克旗| 依兰县| 富民县| 福建省| 秦皇岛市| 宜宾县| 呼玛县| 阿图什市| 侯马市|