- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361765 > W132-09B Nine Distributed-Output Clock Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | W132-09B |
| 英文描述： | Nine Distributed-Output Clock Driver |
| 中文描述： | 九分布式輸出時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 1/13頁 |
| 文件大小： | 151K |
| 代理商： | W132-09B |
Direct Rambus Clock Generator
W134M/W134S
Cypress Semiconductor Corporation
Document #: 38-07426 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 14, 2002
408-943-2600
Features
Differential clock source for Direct Rambus
memory
subsystem for up to 800-MHz data transfer rate
Provide synchronization flexibility: the Rambus
Chan-
nel can optionally be synchronous to an external sys-
tem or processor clock
Power managed output allows Rambus Channel clock
to be turned off to minimize power consumption for
mobile applications
Works with Cypress CY2210, W133, W158, W159, W161,
and W167 to support Intel
architecture platforms
Low-power CMOS design packaged in a 24-pin, 150-mil
SSOP package
Overview
The Cypress W134M/W134S provides the differential clock
signals for a Direct Rambus memory subsystem. It includes
signals to synchronize the Direct Rambus Channel clock to an
external system clock but can also be used in systems that do
not require synchronization of the Rambus clock.
Key Specifications
Supply Voltage: ..................................... V
DD
= 3.3V±0.165V
Operating Temperature: .................................. 0
°
C to +70
°
C
Input Threshold: ..................................................1.5V typical
Maximum Input Voltage:.........................................V
DD
+0.5V
Maximum Input Frequency:.....................................100 MHz
Output Duty Cycle: .................................. 40/60% worst case
Output Type:........................... Rambus signaling level (RSL)
Block Diagram
Pin Configuration
PLL
Phase
Alignment
PCLKM
MULT0:1
REFCLK
SYNCLKN
Output
Logic
Logic
Test
STOPB
S0:1
CLK
CLKB
S0
S1
VDD
GND
CLK
NC
CLKB
GND
VDD
MULT0
MULT1
GND
24
23
22
21
20
19
18
17
16
15
14
13
VDDIR
REFCLK
VDD
GND
GND
PCLKM
SYNCLKN
GND
VDD
VDDIPD
STOPB
PWRDNB
1
2
3
4
5
6
7
8
9
10
11
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W134MH | Miscellaneous Clock Generator |
| W134M | Direct Rambus Clock Generator |
| W134 | Clocks and Buffers |
| W137H | CPU System Clock Generator |
| W13NK100Z | N-channel 1000V - 0.56з - 13A - TO-247 Zener - Protected SuperMESH⑩ PowerMOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W132-09BX | 制造商:Cypress Semiconductor 功能描述:CLOCK/TIMER:GENERATORS/SYNTHES |
| W132-09BXT | 制造商:Cypress Semiconductor 功能描述:SPREAD AWARE ZERO DELAY BUFFER |
| W132-10B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| W132-10BX | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Buffer Single 25MHz to 140MHz 24-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| W132-10BXT | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Buffer Single 25MHz to 140MHz 24-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:CLK DRIVER - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。