- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361766 > W159BH CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|56PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | W159BH |
| 英文描述： | CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|56PIN|PLASTIC |
| 中文描述： | CPU系統(tǒng)時(shí)鐘發(fā)生器|的CMOS | SSOP封裝| 56PIN |塑料 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大小： | 134K |
| 代理商： | W159BH |
Spread Spectrum System FTG for SMP Systems
W159B
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
May 18, 2000, rev. **
Features
Maximized EMI suppression using Cypress’s spread
spectrum technology (0.5% down spread)
Seven skew-controlled copies of CPU and 16.667-MHz
synchronous APIC output
Two copies of fixed-frequency 33-MHz outputs
Four copies of 66-MHz fixed-frequency outputs
Two copies of CPU/2 outputs for synchronous memory
reference
One copy of 48-MHz USB output
Two copies of 14.31818-MHz reference clock
Programmable to 133- or 100-MHz operation
Power management control pins for clock stop and shut
down
Available in 56-pin SSOP
Key Specifications
Supply Voltages: ...................................... V
DDQ3
= 3.3V±5%
V
DDQ2
= 2.5V±5%
CPU Output Jitter: ...................................................... 200 ps
CPUdiv2, 3V33, APIC Output Jitter:............................250 ps
CPU, 3V33 Output Edge Rate:.................................. >1 V/ns
48-MHz, 3V66, REF Output Jitter:...............................500 ps
CPU0:6, CPUdiv2_0:1 Output Skew: ..........................175 ps
3V66, APIC0:6, 3V33 Output Skew:............................250 ps
CPU to 3V66 Output Offset:......... 0.0 to 1.5 ns (3V66 leads)
3V66 to 3V33 Output Offset: ........ 1.5 to 3.0 ns (3V66 leads)
CPU to APIC Output Offset:............1 to 3.0 ns (CPU Leads)
CPU to 3V33 Output Offsets: .......1.0 to 4.0 ns (CPU Leads)
Logic inputs, except SEL133/100#, have 100-k
pull-up resis-
tors.
Table 1. Pin Selectable Frequency
SEL133/100#
CPU0:6 (MHz)
PCI
1
133 MHz
33.3 MHz
0
100 MHz
33.3 MHz
Block Diagram
Pin Configuration
REF_[0:1]
CPU_[5:6]
CPUdiv2_[0:1]
3V66_[0:3]
XTAL
OSC
PLL 1
SPREAD#
X2
X1
3V33_[0:1]
APIC_[0:4]
48MHz
PLL2
÷2
Power
Down
Logic
SEL133/100#
÷2/÷1.5
÷4
2
2
2
4
2
5
1
PWRDWN#
÷2
FIXAPIC#
APIC_[5:6]
2
CPU_[0:4]
5
6W/4W#
APIC2
GND
APIC1
APIC0
VDDQ2
X1
X2
VDDQ3
REF0/FIXAPIC#*
REF1/TEST#*
GND
VDDQ3
GND
48MHz
VDDQ3
3V66_0
3V66_1
VDDQ3
GND
3V66_2
3V66_3
VDDQ3
3V33_0
3V33_1
GND
6W/4W#*
VDDQ3
GND
W
APIC3
APIC4
VDDQ2
APIC5
APIC6
GND
SPREAD#*
VDDQ2
CPU0
CPU1
GND
GND
CPU2
CPU3
VDDQ2
VDDQ2
CPU4
CPU5
GND
GND
CPU6
VDDQ2
PWRDWN#*
GND
CPUdiv2_0
CPUdiv2_1
VDDQ2
SEL133/100#
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Note:
1.
Pins denoted by * have a 250-k
pull-up resistor. Design
should not rely solely on internal pull-up resistor to set I/O
pins HIGH.
[1]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W159H | CPU System Clock Generator |
| W15NB50 | N-CHANNEL 500V - 0.33ohm - 14.6A - T0-247/ISOWATT218 PowerMESH MOSFET |
| W15NK90Z | N-CHANNEL 900V-0.40ohm-15A TO-247 Zener-Protected SuperMESH MOSFET |
| W162-09G | NINE DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|16PIN|PLASTIC |
| W162-19G | NINE DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|16PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W159E12 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:Local Brodge Install Guide DX CODE ZA |
| W159H | 制造商:Rochester Electronics LLC 功能描述:FTG FOR SERVERWORKS HE - Bulk |
| W159HT | 制造商:Cypress Semiconductor 功能描述: |
| W15C-12D12 | 制造商:INTRONICS 制造商全稱:INTRONICS 功能描述:DC/DC MODULES |
| W15C-12D15 | 制造商:INTRONICS 制造商全稱:INTRONICS 功能描述:DC/DC MODULES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。