欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: W25S243AF-12
廠商: WINBOND ELECTRONICS CORP
元件分類: SRAM
英文描述: DIODE SCHOTTKY QUAD SERIES (RAIL CLAMP) 25V 200mW 0.35V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-363 3K/REEL
中文描述: 64K X 64 STANDARD SRAM, 12 ns, PQFP128
封裝: QFP-128
文件頁數(shù): 4/17頁
文件大小: 303K
代理商: W25S243AF-12
Preliminary W25S243A
- 4 -
FUNCTIONAL DESCRIPTION
The W25S243A is a synchronous-burst pipelined SRAM designed for use in high-end personal
computers. It supports two burst address sequences for Intel
systems (Interleaved mode) and linear
mode, which can be controlled by the
LBO
pin. The burst cycles are initiated by ADSP or ADSC
and the burst counter is incremented whenever ADV is sampled low. The device can also be
switched to non-pipelined mode if necessary.
BURST ADDRESS SEQUENCE
INTEL SYSTEM (LBO = V
DDQ
)
A[1:0]
A[1:0]
00
01
01
00
10
11
11
10
LINEAR MODE (LBO = V
SSQ
)
A[1:0]
A[1:0]
00
01
01
10
10
11
11
00
A[1:0]
10
11
00
01
A[1:0]
11
10
01
00
A[1:0]
10
11
00
01
A[1:0]
11
00
01
10
External Start Address
Second Address
Third Address
Fourth Address
The device supports several types of write mode operations. BWE and BW [8:1] support individual
byte writes. The BE[7:0] signals can be directly connected to the SRAM BW [8:1]. The GW signal is
used to override the byte enable signals and allows the cache controller to write all bytes to the
SRAM, no matter what the byte write enable signals are. The various write modes are indicated in the
Write Table below. Note that in pipelined mode, the byte write enable signals are not latched by the
SRAM with addresses but with data. In pipelined mode, the cache controller must ensure the SRAM
latches both data and valid byte enable signals from the processor.
TRUTH TABLE
CYCLE
ADDRESS
USED
CE1
CE2
CE3
ADSP
ADSC
ADV
OE
DATA
WRITE*
Unselected
No
1
X
X
X
0
X
X
Hi-Z
X
Unselected
No
0
X
1
0
X
X
X
Hi-Z
X
Unselected
No
0
0
X
0
X
X
X
Hi-Z
X
Unselected
No
0
X
1
1
0
X
X
Hi-Z
X
Unselected
No
0
0
X
1
0
X
X
Hi-Z
X
Begin Read
External
0
1
0
0
X
X
X
Hi-Z
X
Begin Read
External
0
1
0
1
0
X
X
Hi-Z
Read
Continue Read
Next
X
X
X
1
1
0
1
Hi-Z
Read
Continue Read
Next
X
X
X
1
1
0
0
D-Out
Read
Continue Read
Next
1
X
X
X
1
0
1
Hi-Z
Read
Continue Read
Next
1
X
X
X
1
0
0
D-Out
Read
Suspend Read
Current
X
X
X
1
1
1
1
Hi-Z
Read
Suspend Read
Current
X
X
X
1
1
1
0
D-Out
Read
Suspend Read
Current
1
X
X
X
1
1
1
Hi-Z
Read
Suspend Read
Current
1
X
X
X
1
1
0
D-Out
Read
相關PDF資料
PDF描述
W25S243A-12 64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25Z040A 128K×36bit Pipeline ZWS(Zero-Wait-State) SRAM(128K×36位無等待時間的管線CMOS同步靜態(tài)RAM)
W26010AJ-15 64K 16 HIGH-SPEED CMOS STATIC RAM
W26010AJ-151 64K 16 HIGH-SPEED CMOS STATIC RAM
W26010AJ-20 64K 16 HIGH-SPEED CMOS STATIC RAM
相關代理商/技術參數(shù)
參數(shù)描述
W25X10 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.
W25X10_07 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI
W25X10_08 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI
W25X10A 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI
W25X10A_09 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI
主站蜘蛛池模板: 武冈市| 灵山县| 河西区| 兴义市| 丰县| 福安市| 崇文区| 棋牌| 陕西省| 东兰县| 南京市| 永寿县| 广汉市| 桦川县| 绥宁县| 汪清县| 湘乡市| 大埔区| 聂拉木县| 枞阳县| 剑川县| 南岸区| 济阳县| 大邑县| 西城区| 库尔勒市| 阿尔山市| 祁门县| 抚顺县| 新化县| 广汉市| 会昌县| 合山市| 彭泽县| 海门市| 正安县| 汝南县| 双鸭山市| 拉孜县| 衡阳市| 印江|