欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: W3E64M16S-250NBI
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.8 ns, PBGA60
封裝: 10 X 12.50 MM, 1.50 MM HEIGHT, PLASTIC, BGA-60
文件頁數(shù): 1/17頁
文件大?。?/td> 493K
代理商: W3E64M16S-250NBI
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3E64M16S-XNBX
May 2008
Rev. 0
64Mx16 DDR SDRAM
FEATURES
DDR SDRAM rate = 200, 250, 266, 333**
Package:
60 Plastic Ball Grid Array (PBGA),
10mm x 12.5mm x 1.5mm
1Gb upgrade to 512Mb 60 FBGA SDRAM
2.5V ±0.2V core power supply
2.5V I/O (SSTL_2 compatible)
Differential clock inputs (CK and CK#)
Commands entered on each positive CK
edge
Internal pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Programmable Burst length: 2,4 or 8
Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (one per byte)
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
DLL to align DQ and DQS transitions with CLK
Four internal banks for concurrent operation
Data mask (DM) pins for masking write data
(one per byte)
Auto precharge option
Auto Refresh and Self Refresh Modes
Commercial, Industrial and Military
TemperatureRanges
Organized as 64M x 16
Weight: W3E64M16S-XSBX — 1.0 grams typical
* This product is subject to change without notice.
**
For 333Mbs operation of Industrial temperature CL = 2.5, at Military temperature
CL = 3.
BENEFITS
53% SPACE SAVINGS vs. 1-1GbTSOP
50% Space Savings vs 2 - 512Mb FPBGA
Reduced part count
50% I/O reduction vs FPBGA
9% I/O reduction vs TSOP
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
GENERAL DESCRIPTION
The 128MByte (1Gb) DDR SDRAM is a high-speed CMOS,
dynamic random-access, memory using 2 chips containing
536,870,912 bits. Each chip is internally configured as a
quad-bank DRAM.
The 128MB DDR SDRAM uses a double data rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 2n-prefetch
architecture with an interface designed to transfer two data
words per clock cycle at the I/O pins. A single read or write
access for the 256MB DDR SDRAM effectively consists of
a single 2n-bit wide, one-clock-cycle data transfer at the
internal DRAM core and two corresponding n-bit wide,
one-half-clock-cycle data transfers at the I/O pins.
A bi-directional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver.
strobe transmitted by the DDR SDRAM during READs and
by the memory controller during WRITEs. DQS is edge-
aligned with data for READs and center-aligned with data
for WRITEs. Each chip has two data strobes, one for the
lower byte and one for the upper byte.
The 128MB DDR SDRAM operates from a differential clock
(CK and CK#); the crossing of CK going HIGH and CK
going LOW will be referred to as the positive edge of CK.
Commands (address and control signals) are registered
at every positive edge of CK. Input data is registered on
both edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst
oriented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
相關(guān)PDF資料
PDF描述
W3EG7266S202BD4G 64M X 72 DDR DRAM MODULE, 0.8 ns, DMA200
WE256K8150CMA 256K X 8 EEPROM 5V MODULE, 150 ns, CDIP32
WE32K32N-150G2UQ EEPROM 5V MODULE, CQFP68
WED3EG72M18S202JD3IMG 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
WED3EG72M18S202JD3SG 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3E64M16S-250NBM 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, MIL-TEMP. - Bulk
W3E64M16S-250SBC 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, COMMERCIAL TEMP. - Bulk
W3E64M16S-250SBI 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, INDUSTRIAL TEMP. - Bulk
W3E64M16S-250SBM 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, MIL-TEMP. - Bulk
W3E64M16S-266NBC 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 266 MHZ, 60 PBGA, COMMERCIAL TEMP. - Bulk
主站蜘蛛池模板: 朝阳市| 年辖:市辖区| 阿坝县| 宁波市| 内丘县| 浦东新区| 凤阳县| 景谷| 得荣县| 永修县| 临夏县| 肥西县| 太原市| 衡东县| 富锦市| 胶南市| 萨嘎县| 平罗县| 嵊州市| 夏邑县| 类乌齐县| 大安市| 彰武县| 西华县| 龙川县| 揭东县| 阿坝县| 红安县| 枝江市| 梁山县| 樟树市| 喀喇沁旗| 亳州市| 海兴县| 昌吉市| 上犹县| 榆中县| 莱阳市| 宜兰市| 庆云县| 刚察县|