- 您現在的位置：買賣IC網 > PDF目錄361836 > WEDPNF8M722V-XBX 8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module(8Mx72同步動態RAM+16M位閃速存儲器混合型模塊) PDF資料下載
參數資料
| 型號： | WEDPNF8M722V-XBX |
| 英文描述： | 8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module(8Mx72同步動態RAM+16M位閃速存儲器混合型模塊) |
| 中文描述： | 8Mx72同步DRAM 16Mb的閃存混合模塊（8Mx72同步動態RAM的1,600位閃速存儲器混合型模塊） |
| 文件頁數： | 1/41頁 |
| 文件大小： | 522K |
| 代理商： | WEDPNF8M722V-XBX |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
HI-RELIABILITY PRODUCT
WEDPNF8M722V-XBX
September 2000 Rev. 0
8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module
Multi-Chip Package
ADVANCED*
FEATURES
I
Package:
275 Plastic Ball Grid Array (PBGA), 32mm x 25mm
I
Commercial, Industrial and Military Temperature Ranges
I
Weight:
WEDPNF8M722V-XBX - 2.5 grams typical
SDRAM PERFORMANCE FEATURES
I
Organized as 8M x 72
I
High Frequency = 100, 125MHz
I
Single 3.3V
±
0.3V power supply
I
Fully Synchronous; all signals registered on positive edge of
system clock cycle
I
Internal pipelined operation; column address can be changed
every clock cycle
I
Internal banks for hiding row access/precharge
I
Programmable Burst length 1,2,4,8 or full page
I
4096 refresh cycles
FLASH PERFORMANCE FEATURES
I
User Configurable as 2Mx8, 1M x16 or 512K x 32
I
Access Times of 100, 120, 150ns
32
25
Discrete Approach
11.9
S
A
V
I
N
G
S
Area
I/O
Count
5 x 265mm + 2 x 54mm = 1433mm
2
800mm
2
44%
5 x 54 pins + 2 x 48 balls = 366 connections
275 balls
25%
ACTUAL SIZE
22.3
11.9
11.9
11.9
11.9
48
PBGA
6.0
9.0
Note:
Dimensions in millimeters
48
PBGA
6.0
9.0
I
3.3 Volt for Read and Write Operations
I
1,000,000 Erase/Program Cycles
I
Sector Architecture
One 16KByte, two 8KBytes, one 32KByte, and fifteen 64KBytes
in byte mode
One 8K word, two 4K words, one 16K word, and fifteen 32K
word sectors in word mode.
Any combination of sectors can be concurrently erased. Also
supports full chip erase
I
Boot Code Sector Architecture (Bottom)
I
Embedded Erase and Program Algorithms
I
Erase Suspend/Resume
Supports reading data from or programing data to a sector
not being erased
BENEFITS
I
44% SPACE SAVINGS
I
Reduced part count
I
Reduced I/O count
25% I/O Reduction
I
Suitable for hi-reliability applications
I
SDRAM Upgradeable to 16M x 72 density (contact factory for
information)
* This data sheet describes a product that may or may not be under
development and is subject to change or cancellation without notice.
相關PDF資料 |
PDF描述 |
|---|---|
| WEDPS512K32V-XBX | SRAM MCP |
| WEDPS512K32-XBX | SRAM MCP |
| WEDPY256K72V-XBX | SSRAM MCP |
| WEDPZ512K72S-XBX | NBL SSRAM MCP |
| WEDPZ512K72V-XBX | NBL SSRAM MCP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| WEDPS512K32-12BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-12BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-12BM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-15BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-15BI | 制造商:White Electronic Designs 功能描述:SRAM Module Asynchronous 16Mbit |
發布緊急采購，3分鐘左右您將得到回復。