欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): X98021L128-3.3-Z
廠商: Intersil
文件頁數(shù): 1/29頁
文件大小: 0K
描述: IC TRPL VID DIGITIZER 128MQFP
標(biāo)準(zhǔn)包裝: 660
類型: 視頻數(shù)字轉(zhuǎn)換器
應(yīng)用: 監(jiān)控器,電視
安裝類型: *
封裝/外殼: *
供應(yīng)商設(shè)備封裝: *
包裝: *
1
FN8219.3
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
X98021
210MHz Triple Video Digitizer with
Digital PLL
The X98021 3-channel, 8-bit Analog Front End (AFE)
contains all the components necessary to digitize analog
RGB or YUV graphics signals from personal computers,
workstations and video set-top boxes. The fully differential
analog design provides high PSRR and dynamic
performance to meet the stringent requirements of the
graphics display industry. The AFE’s 210MSPS conversion
rate supports resolutions up to UXGA at 75Hz refresh rate,
while the front end's high input bandwidth ensures sharp
images at the highest resolutions.
To minimize noise, the X98021's analog section features 2
sets of pseudo-differential RGB inputs with programmable
input bandwidth, as well as internal DC restore clamping
(including mid-scale clamping for YUV signals). This is
followed by the programmable gain/offset stage and the
three 210MSPS Analog-to-Digital Converters (ADCs).
Automatic Black Level Compensation (ABLC
) eliminates
part-to-part offset variation, ensuring perfect black level
performance in every application.
The X98021's digital PLL generates a pixel clock from the
analog source's HSYNC or SOG (Sync-On-Green) signals.
Pixel clock output frequencies range from 10MHz to 210MHz
with sampling clock jitter of 250ps peak to peak.
Features
210MSPS maximum conversion rate
Low PLL clock jitter (250ps p-p @ 210MSPS)
64 interpixel sampling positions
0.35Vp-p to 1.4Vp-p video input range
Programmable bandwidth (100MHz to 780MHz)
2 channel input multiplexer
RGB and YUV 4:2:2 output formats
5 embedded voltage regulators allow operation from
single 3.3V supply and enhance performance, isolation
Completely independent 8 bit gain/10 bit offset control
CSYNC and SOG support
Trilevel sync detection
1.1W typical PD @ 210MSPS
Pb-free plus anneal available (RoHS compliant)
Applications
LCD Monitors and Projectors
Digital TVs
Plasma Display Panels
RGB Graphics Processing
Scan Converters
Simplified Block Diagram
RGB/YPbPrIN 1
PGA
8 bit ADC
Offset
DAC
ABLC
8 or 16
x3
SOGIN1/2
HSYNCIN1/2
VSYNCIN1/2
Sync
Processing
Digital PLL
Voltage
Clamp
RGB/YPbPrIN 2
3
RGB/YUVOUT
PIXELCLKOUT
HSOUT
HSYNCOUT
AFE Configuration and Control
VSYNCOUT
+
Data Sheet
March 8, 2006
NOT
REC
OMM
END
ED F
OR
NEW
DES
IGN
S -
THE
ISL9
8001
-210
IS A
100%
COM
PAT
IBLE
IMP
ROV
ED A
LTE
RNA
TIVE
相關(guān)PDF資料
PDF描述
X98024L128-3.3-Z IC TRPL VID DIGITIZER 128MQFP
X98027L128-3.3-Z IC TRPL VID DIGITIZER 128MQFP
XC25BS5001MR-G IC CLK BUFFER PLL SOT26
XC25BS7001ER-G IC CLK GENERATOR PLL USP-6C
XC68C812A4PVE5 MCU 16BIT LOW VOLT 112-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X98024 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
X98024_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3-Z 功能描述:IC TRPL VID DIGITIZER 128MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-WQFN(4x4)裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
X98027 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:PRELIMINARY INFORMATION
主站蜘蛛池模板: 云和县| 宾阳县| 连江县| 富宁县| 柳江县| 新竹县| 大英县| 旬邑县| 贺兰县| 新闻| 白朗县| 桂平市| 蒲江县| 双桥区| 盐边县| 崇信县| 清河县| 临沧市| 印江| 大方县| 行唐县| 嘉定区| 浏阳市| 云林县| 康马县| 嘉定区| 来凤县| 桐乡市| 凌云县| 乌苏市| 颍上县| 改则县| 上林县| 陇西县| 鹿泉市| 竹山县| 团风县| 井冈山市| 新蔡县| 虎林市| 泉州市|