- 您現在的位置：買賣IC網 > PDF目錄374966 > XC1701L(3.3V) (Xilinx, Inc.) Serial Configuration PROMs PDF資料下載
參數資料
| 型號： | XC1701L(3.3V) |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Serial Configuration PROMs |
| 中文描述： | 串行配置PROM的 |
| 文件頁數： | 1/10頁 |
| 文件大小： | 72K |
| 代理商： | XC1701L(3.3V) |
December 10, 1997 (Version 1.1)
5-1
Features
On-chip address counter, incremented by each rising
edge on the clock input
Simple interface to the FPGA; requires only one user
I/O pin
Cascadable for storing longer or multiple bitstreams
Programmable reset polarity (active High or active Low)
for compatibility with different FPGA solutions
Supports XC4000EX/XL fast configuration mode (15.0
MHz)
Low-power CMOS Floating Gate process
Available in 5 V and 3.3 V versions
Available in compact plastic packages: 8-pin PDIP,
20-pin SOIC, and 20-pin PLCC.
Programming support by leading programmer
manufacturers.
Design support using the Xilinx Alliance and
Foundation series software packages.
Description
The XC1701L, XC1701 and XC17512L serial configuration
PROMs (SCPs) provide an easy-to-use, cost-effective
method for storing Xilinx FPGA configuration bitstreams.
When the FPGA is in master serial mode, it generates a
configuration clock that drives the SCP. A short access time
after the rising clock edge, data appears on the SCP DATA
output pin that is connected to the FPGA DIN pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. Once configured, it disables the
SCP. When the FPGA is in slave mode, the SCP and the
FPGA must both be clocked by an incoming signal.
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all SCPs in this chain
are interconnected. All devices are compatible and can be
cascaded with other members of the family.
For device programming, either the Xilinx Alliance or Foun-
dation series development system compiles the FPGA
design file into a standard Hex format, which is then trans-
ferred to the programmer.
0
XC1701L
(3.3V),
XC1701
(5.0V) and
XC17512L
(3.3V)
Serial Configuration PROMs
December 10, 1997 (Version 1.1)
0
5*
Product Specification
Figure 1: Simplified Block Diagram (does not show programming circuit)
EPROM
Cell
Matrix
Address Counter
CE
RESET/
OE or
OE/
RESET
DATA
CEO
OE
Output
CLK
V
CC
V
PP
GND
X3185
TC
相關PDF資料 |
PDF描述 |
|---|---|
| XC1765E | Configuration PROMs(配置PROM) |
| XC17S10 | Spartan Family of One-Time Programmable Configuration PROMs(Spartan系列一次可編程配置PROM) |
| XC17S100XL | Spartan Family of One-Time Programmable Configuration PROMs(Spartan系列一次可編程配置PROM) |
| XC17S10XL | Spartan Family of One-Time Programmable Configuration PROMs(Spartan系列一次可編程配置PROM) |
| XC17S150XL | Spartan Family of One-Time Programmable Configuration PROMs(Spartan系列一次可編程配置PROM) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XC1701LPC20C | 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:EPROM, 1M x 1, 20 Pin, Plastic, PLCC |
| XC1701LPC20C0314 | 制造商:Xilinx 功能描述: |
| XC1701LPC20I | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:PROM SERIAL 1M-BIT 3.3V 20-PIN PLCC - Rail/Tube 制造商:Xilinx 功能描述:EPROM, 1M x 1, 20 Pin, Plastic, PLCC |
| XC1701LPCG20C | 功能描述:IC PROM SERIAL 1K 20-PLCC RoHS:是 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-TSOP 包裝:管件 |
| XC1701LPCG20I | 功能描述:IC PROM SERIAL 1K 20-PLCC RoHS:是 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-TSOP 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。