- 您現在的位置：買賣IC網 > PDF目錄382753 > Z9953AA SCR Thyristor; SCR Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:800V; On-State RMS Current, IT(rms):20A; Peak Non Repetitive Surge Current, Itsm:300A; Gate Trigger Current Max, Igt:30uA PDF資料下載
參數資料
| 型號： | Z9953AA |
| 英文描述： | SCR Thyristor; SCR Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:800V; On-State RMS Current, IT(rms):20A; Peak Non Repetitive Surge Current, Itsm:300A; Gate Trigger Current Max, Igt:30uA |
| 中文描述： | 八分布式輸出時鐘驅動器| TQFP封裝| 32腳|塑料 |
| 文件頁數： | 3/6頁 |
| 文件大小： | 43K |
| 代理商： | Z9953AA |
3.3V, 180MHz, Multi-Output Zero Delay Buffer
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07086 Rev. *A
06/18/2001
Page 3 of 6
Z9953
Maximum Ratings
Maximum Input Voltage Relative to VSS: VSS - 0.3V
Maximum Input Voltage Relative to VDD: VDD + 0.3V
Storage Temperature:
Operating Temperature:
Maximum ESD protection
Maximum Power Supply:
Maximum Input Current:
-65
°
C to + 150
°
C
-40
°
C to +85
°
C
2KV
5.5V
±
20mA
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
DC Parameters
Characteristic
Input Low Voltage
Input High Voltage
Input Low Current (@VIL = VSS)
Input High Current (@VIL =VDD)
Peak-to-Peak Input Voltage
PECL_CLK
Common Mode Range
PECL_CLK
Output Low Voltage
Output High Voltage
Symbol
VIL
VIH
IIL
IIH
VPP
Min
VSS
2.0
Typ
Max
Units
V
V
μA
μA
mV
Conditions
-
-
0.8
VDD
-120
120
1000
Note 1
300
Note 2
VCMR
VDD-
1.5
-
VDD-
0.6
0.6
V
VOL
VOH
V
V
IOL = 20mA, Note 3
IOH = -20mA, Note 3
VDD-
0.6
-
-
-
Quiescent Supply Current
PLL Supply Current
Input Capacitance
IDDC
IDD
Cin
-
20
20
4
mA
mA
pF
All VDDC and VDD
VDD only
15
-
VDD = VDDC = 3.3V
±
5%, TA = -40
°
C to +85
°
C
Note 1:
Inputs have pull-up, pull-down resistors that affect input current.
Note 2:
The VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when
the “High” input is within the VCMR range and the input lies within the VPP specification.
Note 3:
Driving series or parallel terminated 50
(or 50
to VDD/2) transmission lines. Output buffers are dual staged to control
drive strength in order to reduce over/under shoot.
相關PDF資料 |
PDF描述 |
|---|---|
| Z9973BA | DIODE TVS 15V 500W UNI-DIR |
| Z9974CA | DIODE TVS 16V 500W BI-DIR |
| ZAD1025 | DIODE TVS 5.0V 500W UNI-DIR |
| ZAD1030 | Converter IC |
| ZAD1202 | SCR Thyristor; Thyristor Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:1000V; On-State RMS Current, IT(rms):8A; Peak Non Repetitive Surge Current, Itsm:100A; Gate Trigger Current Max, Igt:15uA RoHS Compliant: Yes |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Z9960 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 200 MHz Multi-Output Zero Delay Buffer |
| Z9960AL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWENTY-ONE DISTRIBUTED-OUTPUT CLOCK DRIVER|QFP|48PIN|PLASTIC |
| Z9972 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 125-MHz, Multi-Output Zero Delay Buffer |
| Z9972AI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MISCELLANEOUS CLOCK GENERATOR|QFP|52PIN|PLASTIC |
| Z9973 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V, 125-MHz, Multi-Output Zero Delay Buffer |
發布緊急采購，3分鐘左右您將得到回復。