- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30701 > 48SD3208RPFE (MAXWELL TECHNOLOGIES) 256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks PDF資料下載
參數(shù)資料
| 型號： | 48SD3208RPFE |
| 廠商： | MAXWELL TECHNOLOGIES |
| 元件分類： | DRAM |
| 英文描述： | 256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 中文描述： | 32M X 8 SYNCHRONOUS DRAM, 6 ns, PDFP72 |
| 封裝： | DFP-72 |
| 文件頁數(shù)： | 11/39頁 |
| 文件大小： | 589K |
| 代理商： | 48SD3208RPFE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
48SD3208
M
em
o
ry
19
All data sheets are subject to change without notice
2005 Maxwell Technologies
All rights reserved.
256Mb (8-Meg X 8-Bit X 4-Banks) SDRAM
01.10.05 Rev 2
Operation of the SDRAM
The following section shows operation examples of 48SD3208.
Note: The SDRAM should be used according to the product capability ( See Pin Description and AC
Characteristics.)
Read/Write Operations:
Bank Active: Before executing a read or write operation, the corresponding bank and the row address must
be activated by the bank active (ACTV) command. An interval of t
RCD is required between the bank active
command input and the following read/write command input.
Read operation: A read operation starts when a read command is input. The output buffer becomes Low-Z
in the (CAS latency - 1) cycle after read command set. The SDRAM can perform a burst read operation.
The burst length can be set to 1, 2, 4, or 8. The start address for a burst read is specified by the column
address and the bank select address (BA0/BA1) at the read command set cycle. In a read operation, data
output starts after the number of clocks specified by the CAS latency. The CAS latency can be set to 2 or 3.
When the burst length is 1, 2, 4, or 8, the D
OUT buffer automatically becomes High-Z at the next clock after
the successive burst-length data has been output.
The CAS latency and burst length must be specified at the mode register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 48SD3208RPFH | 256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD3208RPFI | CAP 1.5UF 50V CERAMIC MONO 20% |
| 48SD3208 | 256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD6404RPFE | CAP 1200PF 100V CERAMIC MONO 5% |
| 48SD6404RPFH | 1500PF 100V 5% MONOLITH CERM CAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 48SD3208RPFH | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD3208RPFI | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD3208RPFK | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD6404 | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:256 Mb SDRAM 16-Meg X 4-Bit X 4-Banks |
| 48SD6404RPFE | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:256 Mb SDRAM 16-Meg X 4-Bit X 4-Banks |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。