欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: 554AD000034BG
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數(shù): 1/115頁
文件大?。?/td> 3254K
代理商: 554AD000034BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
550PE100M000BGR VCXO, CLOCK, 100 MHz, CMOS OUTPUT
552AD000123BGR VCXO, CLOCK, 166.62857 MHz, LVPECL OUTPUT
552CC000222BGR VCXO, CLOCK, 112.775 MHz, CMOS OUTPUT
550CC25M0000BGR VCXO, CLOCK, 25 MHz, CMOS OUTPUT
550AA148M500BG VCXO, CLOCK, 148.5 MHz, LVPECL OUTPUT
相關代理商/技術參數(shù)
參數(shù)描述
554AD000141DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/669.32658MHZ/693.48299MHZ - Tape and Reel
554AD000260DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554AD000260DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554AD000290DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 132.8125MHZ/155.52MHZ/156.25MHZ/166.63MHZ VCXO LV - Trays
554AD000290DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 132.8125MHZ/155.52MHZ/156.25MHZ/166.63MHZ VCXO LV - Tape and Reel
主站蜘蛛池模板: 永川市| 丽江市| 铜川市| 南汇区| 措勤县| 鄂托克旗| 西青区| 宜君县| 宾阳县| 宁远县| 高碑店市| 赤峰市| 石棉县| 东丰县| 昭觉县| 开鲁县| 庆云县| 永善县| 印江| 如皋市| 无棣县| 梓潼县| 陕西省| 阿图什市| 清徐县| 三河市| 石楼县| 怀柔区| 栾城县| 巩留县| 新源县| 邵阳市| 鄱阳县| 邳州市| 黄大仙区| 昌都县| 秭归县| 土默特左旗| 九江市| 温泉县| 砀山县|