欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: 554AF000145BGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 704.38058 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數(shù): 1/115頁
文件大小: 3254K
代理商: 554AF000145BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關(guān)PDF資料
PDF描述
550AE368M640BGR VCXO, CLOCK, 368.64 MHz, LVPECL OUTPUT
552AC000150BGR VCXO, CLOCK, 148.5 MHz, LVPECL OUTPUT
552AD000110BGR VCXO, CLOCK, 125 MHz, LVPECL OUTPUT
552AD000249BGR VCXO, CLOCK, 173.37075 MHz, LVPECL OUTPUT
550AC644M531BGR VCXO, CLOCK, 644.531 MHz, LVPECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
554AF000145DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ/690.5692MHZ/704.38058MHZ V - Trays
554AF000145DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ/690.5692MHZ/704.38058MHZ V - Tape and Reel
554AF000171DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 531.25MHZ/622.08MHZ/625MHZ/666.51429MHZ VCXO LVPE - Trays
554AF000171DGR 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 531.25MHZ/622.08MHZ/625MHZ/666.51429MH - Tape and Reel
554AF000201DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Trays
主站蜘蛛池模板: 崇州市| 资溪县| 股票| 嘉兴市| 柞水县| 嫩江县| 西峡县| 如皋市| 建阳市| 龙门县| 青海省| 铜陵市| 阜新| 扎囊县| 南部县| 遵义县| 无锡市| 中西区| 社旗县| 凤冈县| 保亭| 应城市| 泽库县| 阿荣旗| 肥西县| 恩施市| 黑水县| 平利县| 巴彦淖尔市| 横峰县| 临武县| 江安县| 巴南区| 株洲市| 东台市| 黔东| 广州市| 南靖县| 滦平县| 镇康县| 宣恩县|