欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554DC000197BGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 132.8125 MHz, CMOS/TTL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554DC000197BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554AF000145BGR VCXO, CLOCK, 704.38058 MHz, LVPECL OUTPUT
550AE368M640BGR VCXO, CLOCK, 368.64 MHz, LVPECL OUTPUT
552AC000150BGR VCXO, CLOCK, 148.5 MHz, LVPECL OUTPUT
552AD000110BGR VCXO, CLOCK, 125 MHz, LVPECL OUTPUT
552AD000249BGR VCXO, CLOCK, 173.37075 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
554DC000212BG 制造商:Silicon Laboratories Inc 功能描述:
554DC000212DG 制造商:Silicon Laboratories Inc 功能描述:
554DC000212DGR 制造商:Silicon Laboratories Inc 功能描述:
554DC000219DG 制造商:Silicon Laboratories Inc 功能描述:
554DC000219DGR 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 鄂伦春自治旗| 勃利县| 八宿县| 司法| 湖州市| 桃园市| 昆山市| 平乐县| 仪征市| 洪泽县| 神农架林区| 古蔺县| 湾仔区| 呈贡县| 永济市| 安阳市| 丹江口市| 大理市| 苗栗市| 滨海县| 温泉县| 常熟市| 乐平市| 长乐市| 池州市| 唐河县| 金寨县| 洛南县| 怀化市| 泉州市| 保定市| 陕西省| 平顶山市| 铅山县| 昆明市| 千阳县| 长白| 黔西| 方正县| 浦北县| 兴城市|