欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： 71M6543G-IGTR/F
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 模擬信號調理
英文描述： SPECIALTY ANALOG CIRCUIT, PQFP100
封裝： LEAD FREE, LQFP-100
文件頁數： 138/157頁
文件大小： 2178K
代理商： 71M6543G-IGTR/F
71M6543F/H and 71M6543G/GH Data Sheet
v1.2
2008–2011 Teridian Semiconductor Corporation
81
3.3.2
IC Behavior at Low Battery Voltage
When system power is not present, the 71M6543 relies on the VBAT pin for power. If the VBAT voltage is
not sufficient to maintain VDD at 2.0 VDC or greater, the MPU cannot operate reliably. Low VBAT voltage
can occur while the part is operating in BRN mode, or while it is dormant in SLP or LCD mode. Two cases
can be distinguished, depending on MPU code:
Case 1: System power is not present, and the part is waking from SLP or LCD mode. In this case,
the hardware checks the value of VDD to determine if processor operation is possible. If it is not
possible, the part configures itself for BRN operation, and holds the processor in reset (WAKE=0). In
this mode, VBAT powers the 1.0 VDC reference for the LCD system, the VDD regulator, the PLL, and
the fault comparator. The part remains in this waiting mode until VDD becomes high due to system
power being applied or the VBAT battery being replaced or recharged.
Case 2: The part is operating under VBAT power and VSTAT[2:0] (SFR 0xF9[2:0]) becomes 101,
indicating that VDD falls below 2.0 VDC. In this case, the firmware has two choices:
1) One choice is to assert the SLEEP bit (I/O RAM 0x28B2[7]) immediately. This assertion preserves
the remaining charge in VBAT. Of course, if the battery voltage is not increased, the 71M6543
enters Case 1 as soon as it tries to wake up.
2) The alternative choice is to enter the waiting mode described in Case 1 immediately. Specifically,
if the firmware does not assert the SLEEP bit, the hardware resets the processor four CE32 clock
cycles (i.e. 122 s) after VSTAT[2:0] becomes 101 and, as described in Case 1, it begins waiting
for VDD to become greater than 2.0 VDC. The MPU wakes up when system power returns, or
when VDD becomes greater than 2.0 VDC.
In either case, when VDD recovers, and when the MPU wakes up, the WF_BADVDD flag (I/O RAM 0x28B0[2])
can be read to determine that the processor is recovering from a bad VBAT condition. The WF_BADVDD
flag remains set until the next time WAKE falls. This flag is independent of the other WF flags.
In all cases, low VBAT voltage does not corrupt RTC operation, the state of NV memory, or the state of
non-volatile memory. These circuits depend on the VBAT_RTC pin for power.
3.3.3
Reset Sequence
When the RESET pin is pulled high, all digital activity in the chip stops, with the exception of the oscillator
and RTC. Additionally, all I/O RAM bits are forced to their RST state. A reliable reset does not occur until
RESET has been high at least for 2 s. Note that TMUX and the RTC are not reset unless the TEST pin
is pulled high while RESET is high.
The RESET control bit (I/O RAM 0x 2200[3]) performs an identical reset to the RESET pin except that a
significantly shorter reset timer is used.
Once initiated, the reset sequence waits until the reset timer times out. The time out occurs in 4100
CE32 cycles (125 ms), at which time the MPU begins executing its pre-boot and boot sequences from
address 0x0000. See 2.5.1.1 for a detailed description of the pre-boot and boot sequences.
If system power is not present, the reset timer duration is two CE32 cycles, at which time the MPU begins
executing in BRN mode, starting at address 0x0000.
A softer form of reset is initiated when the E_RST pin of the ICE interface is pulled low. This event causes
the MPU and other registers in the MPU core to be reset but does not reset the remainder of the
71M6543. It does not trigger the reset sequence. This type of reset is intended to reset the MPU
program, but not to make other changes to the chip’s state.
3.3.4
Watchdog Timer (WDT) Reset
The watchdog timer (WDT) is described in 2.5.13.
A status bit, WF_OVF (I/O RAM 0x28B0[4]), is set when a WDT overflow occurs. Similar to the other wake
flags, this bit is powered by the non-volatile supply and can be read by the MPU to determine if the part is
initializing after a WD overflow event or after a power-up. The WF_OVF bit is cleared by the RESET pin.
There is no internal digital state that could deactivate the WDT. For debug purposes, however, the WDT
can be disabled by raising the ICE_E pin to 3.3 VDC.
相關PDF資料
PDF描述
71M6543GH-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6543GH-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6543G-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
722BG 2-OUTPUT DC-DC REG PWR SUPPLY MODULE
722MG 2-OUTPUT DC-DC REG PWR SUPPLY MODULE
相關代理商/技術參數
參數描述
71M6543GT-IGT/F 制造商:Maxim Integrated Products 功能描述:3-PHASE, 128KK, PRES TEMP SENSOR - Bulk
71M6543GT-IGTR/F 制造商:Maxim Integrated Products 功能描述:3-PHASE, 128KK, PRES TEMP SENSOR - Tape and Reel
71M6543H 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation
71M6543H-IGT/F 功能描述:IC ENERGY METER 100-LQFP 制造商:maxim integrated 系列:Single Converter Technology? 包裝:托盤 零件狀態:停產 輸入阻抗:- 測量誤差:0.1% 電壓 - I/O 高:2V 電壓 - I/O 低:0.8V 電流 - 電源:- 電壓 - 電源:3 V ~ 3.6 V 表計類型:3 相 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應商器件封裝:100-LQFP（14x14） 標準包裝:90
71M6543H-IGTR/F 功能描述:IC ENERGY METER 100-LQFP 制造商:maxim integrated 系列:Single Converter Technology? 包裝:帶卷（TR） 零件狀態:停產 輸入阻抗:- 測量誤差:0.1% 電壓 - I/O 高:2V 電壓 - I/O 低:0.8V 電流 - 電源:- 電壓 - 電源:3 V ~ 3.6 V 表計類型:3 相 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應商器件封裝:100-LQFP（14x14） 標準包裝:1,000
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 民丰县| 江津市| 蛟河市| 特克斯县| 武宣县| 九龙县| 赤壁市| 白玉县| 桐城市| 缙云县| 衡南县| 临江市| 铜梁县| 阿拉善右旗| 阿城市| 卫辉市| 桐庐县| 凤阳县| 石泉县| 凤凰县| 根河市| 金阳县| 尤溪县| 郯城县| 嵩明县| 怀安县| 平顺县| 盐城市| 城市| 涡阳县| 霸州市| 普宁市| 北碚区| 桂林市| 怀来县| 新和县| 岳池县| 永安市| 福建省| 元谋县| 滁州市|