- 您現在的位置：買賣IC網 > PDF目錄382820 > 74ACT138MTR (意法半導體) 3 TO 8 LINE DECODER (INVERTING) PDF資料下載
參數資料
| 型號： | 74ACT138MTR |
| 廠商： | 意法半導體 |
| 英文描述： | 3 TO 8 LINE DECODER (INVERTING) |
| 中文描述： | 3至8線譯碼器（反相） |
| 文件頁數： | 1/10頁 |
| 文件大小： | 286K |
| 代理商： | 74ACT138MTR |
1/10
April 2001
I
HIGH SPEED: t
PD
= 5ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 4
μ
A(MAX.) at T
A
=25°C
COMPATIBLE WITH TTL OUTPUTS
V
IH
= 2V (MIN.), V
IL
= 0.8V (MAX.)
50
TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 24mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 138
IMPROVED LATCH-UP IMMUNITY
I
I
I
I
I
I
I
I
DESCRIPTION
The 74ACT138 is an advanced high-speed CMOS
3 TO 8 LINE DECODER (INVERTING) fabricated
with sub-micron silicon gate and double-layer
metal wiring C
2
MOS tecnology.
If the device is enabled, 3 binary select inputs (A,
B, and C) determine which one of the outputs will
go low. If enable input G1 is held low or either G2A
or G2B is held high, the decoding function is
inhibited and all the 8 outputs go to high.
Three enable inputs are provided to ease cascade
connection and application of address decoders
for memory systems.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74ACT138
3 TO 8 LINE DECODER (INVERTING)
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
TUBE
T & R
DIP
SOP
TSSOP
74ACT138B
74ACT138M
74ACT138MTR
74ACT138TTR
TSSOP
DIP
SOP
相關PDF資料 |
PDF描述 |
|---|---|
| 74ACT138M | 3 TO 8 LINE DECODER (INVERTING) |
| 74ACT2708 | 64 x 9 First-In, First-Out Memory |
| 74ACT2708PC | 64 x 9 First-In, First-Out Memory |
| 74ACT818 | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40 to 85 |
| 74ACT818SPC | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40 to 85 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74ACT138PC | 功能描述:編碼器、解碼器、復用器和解復用器 1-of-8 Decode/Demul RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74ACT138PC_Q | 功能描述:編碼器、解碼器、復用器和解復用器 1-of-8 Decode/Demul RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74ACT138SC | 功能描述:編碼器、解碼器、復用器和解復用器 1-of-8 Decode/Demul RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74ACT138SC | 制造商:Fairchild Semiconductor Corporation 功能描述:74ACT CMOS SMD 74ACT138 SOIC16 |
| 74ACT138SC | 制造商:Fairchild Semiconductor Corporation 功能描述:IC DECODERS/ENCODERS/MULTIPLEXERS/DEMUL |
發布緊急采購，3分鐘左右您將得到回復。