- 您現在的位置：買賣IC網 > PDF目錄164924 > 9701-11 (PEREGRINE SEMICONDUCTOR CORP) 3000 MHz UltraCMOS⑩ Integer-N PLL Rad Hard for Space Applications PDF資料下載
參數資料
| 型號： | 9701-11 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | 3000 MHz UltraCMOS⑩ Integer-N PLL Rad Hard for Space Applications |
| 中文描述： | PHASE LOCKED LOOP, CQCC44 |
| 封裝： | CERAMIC, QFJ-44 |
| 文件頁數： | 10/13頁 |
| 文件大小： | 280K |
| 代理商： | 9701-11 |
Product Specification
PE9701
Page 6 of 13
2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0035-02
│ UltraCMOS RFIC Solutions
Table 6. AC Characteristics: VDD = 3.0 V, -40° C < TA < 85° C, unless otherwise specified
Note 1:
Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
Note 2:
CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p.
Note 3:
Parameter is guaranteed through characterization only, and is not tested.
Symbol
Parameter
Conditions
Min
Max
Units
Control Interface and Latches (see Figures 4, 5, 6)
fClk
Serial data clock frequency
(Note 1)
10
MHz
tClkH
Serial clock HIGH time
30
ns
tClkL
Serial clock LOW time
30
ns
tDSU
Sdata hold time after Sclk rising edge, D[7:0] set-up time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tDHLD
Sdata hold time after Sclk rising edge, D[7:0] hold time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width
30
ns
tCWR
Sclk rising edge to S_WR rising edge. S_WR, M1_WR,
M2_WR, A_WR falling edge to Hop_WR rising edge
30
ns
tCE
Sclk falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to Sclk rising edge. Hop_WR falling
edge to S_WR, M1_WR, M2_WR, A_WR rising edge
30
ns
tEC
E_WR transition to Sclk rising edge
30
ns
tMDO
MSEL data out delay after Fin rising edge
CL = 12 pf
8
ns
Main Divider (Prescaler Enabled)
Fin
Operating frequency
500
3000
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
(Note 3)
100
MHz
Pfr
Reference input power (Note 2)
Single-ended input
-2
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
20
MHz
相關PDF資料 |
PDF描述 |
|---|---|
| 9702-01 | 3.0 GHz Integer-N PLL for Rad Hard Applications |
| 9702-11 | 3.0 GHz Integer-N PLL for Rad Hard Applications |
| 9704-01 | 3.0 GHz Integer-N PLL for Rad Hard Apllications |
| 9704-11 | 3.0 GHz Integer-N PLL for Rad Hard Apllications |
| 971-36006-21 | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 97011102 | 制造商:Laird Technologies Inc 功能描述:CSTR STR BF |
| 97011-1024-00-0 | 制造商:Kontron 功能描述:DDR2 SO-DIMM MEMORY MODULE WITH 1GB (667MHZ) - Bulk |
| 97011-1024-00-1 | 制造商:Kontron 功能描述:DDR2-SODIMM 1024MB PC2-5300 E1 - Bulk |
| 97011-1024-00-8 | 制造商:Kontron 功能描述:97011-1024-00-8 - Bulk |
| 97011-1024-00-9 | 制造商:Kontron 功能描述:DDR2-SODIMM 1024MB PC2-4200 E2 - Bulk |
發布緊急采購，3分鐘左右您將得到回復。