欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7621AST
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC
中文描述: 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48
封裝: MO-026-BBC, LQFP-48
文件頁數: 23/26頁
文件大小: 265K
代理商: AD7621AST
REV. Pr D
PRELIMINARY TECHNICAL DATA
AD7621
–23–
External Discontinuous Clock Data Read After Con-
version
Though the maximum throughput cannot be achieved
using this mode, it is the most recommended of the serial
slave modes. Figure 20 shows the detailed timing dia-
grams of this method. After a conversion is complete,
indicated by BUSY returning low, the result of this con-
version can be read while both
CS
and
RD
are low. The
data is shifted out, MSB first, with 16 clock pulses and is
valid on both rising and falling edge of the clock.
Among the advantages of this method, the conversion
performance is not degraded because there are no voltage
transients on the digital interface during the conversion
process.
Another advantage is to be able to read the data at any
speed up to 80 MHz which accommodates both slow
digital host interface and the fastest serial reading.
Finally, in this mode only, the AD7621 provides a
“daisy-chain” feature using the RDC/SDIN input pin for
cascading multiple converters together. This feature is
useful for reducing component count and wiring connec-
tions when desired as, for instance, in isolated
multiconverter applications.
An example of the concatenation of two devices is shown
in Figure 21. Simultaneous sampling is possible by using
a common
CNVST
signal. It should be noted that the
RDC/SDIN input is latched on the edge of SCLK oppo-
site to the one used to shift out the data on SDOUT.
Hence, the MSB of the “upstream” converter just follows
the LSB of the “downstream” converter on the next
SCLK cycle.
SCLK
SDOUT
D15
D14
D1
D0
D13
X15
X14
X13
X
1
X0
Y15
Y14
CS
BUSY
SDIN
EXT/INT = 1
INVSCLK = 0
t
35
t
36
t
37
t
31
t
32
t
16
t
33
t
34
X15
X14
X
1
2
18
RD = 0
17
16
15
3
Figure 20. Slave Serial Data Timing for Reading (Read After Convert)
SDOUT
CS
SCLK
D1
D0
X
D15
D14
D15
1
2
16
t
3
t
35
t
36
t
37
t
31
t
32
t
16
CNVST
BUSY
EXT/INT = 1
INVSCLK = 0
RD =0
3
15
4
Figure 22. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)
相關PDF資料
PDF描述
AD7621ASTRL 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC
AD7628 ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7628BQ CMOS Dual 8-Bit Buffered Multiplying DAC
AD7628KN CMOS Dual 8-Bit Buffered Multiplying DAC
AD7628KP ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
相關代理商/技術參數
參數描述
AD7621ASTRL 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP T/R
AD7621ASTZ 功能描述:IC ADC 16BIT 2MSPS DIFF 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7621ASTZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
AD7621ASTZRL 功能描述:IC ADC 16BIT 2MSPS DIFF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
AD7621ASTZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
主站蜘蛛池模板: 延寿县| 工布江达县| 兴海县| 娱乐| 修水县| 白朗县| 阳朔县| 岳普湖县| 右玉县| 临洮县| 汝州市| 阳春市| 海林市| 巴楚县| 南漳县| 黑龙江省| 日喀则市| 白城市| 天峨县| 新化县| 灵寿县| 怀远县| 来宾市| 峨眉山市| 涿鹿县| 眉山市| 台北市| 双鸭山市| 南宁市| 沐川县| 德保县| 台前县| 大冶市| 开平市| 孙吴县| 凤翔县| 嘉鱼县| 桐乡市| 伊宁市| 寿光市| 霍林郭勒市|