- 您現在的位置：買賣IC網 > PDF目錄373911 > AD7654 (Analog Devices, Inc.) Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC PDF資料下載
參數資料
| 型號： | AD7654 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 串行ADC |
| 英文描述： | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| 中文描述： | 雙路2通道同步采樣SAR 500 kSPS的16位ADC |
| 文件頁數： | 4/24頁 |
| 文件大小： | 734K |
| 代理商： | AD7654 |
REV. 0
–4–
AD7654
TIMING SPECIFICATIONS
(continued)
Parameter
Symbol
Min
Typ
Max
Unit
Refer to Figures 15 and 16 (Master Serial Interface Modes)
CS
LOW to SYNC Valid Delay
CS
LOW to Internal SCLK Valid Delay
CS
LOW to SDOUT Delay
CNVST
LOW to SYNC Delay (Read during Convert)
(Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
*
Internal SCLK Period
*
Internal SCLK HIGH
*
Internal SCLK LOW
*
SDOUT Valid Setup Time
*
SDOUT Valid Hold Time
*
SCLK Last Edge to SYNC Delay
*
CS
HIGH to SYNC HI-Z
CS
HIGH to Internal SCLK HI-Z
CS
HIGH to SDOUT HI-Z
BUSY HIGH in Master Serial Read after Convert
(Normal Mode/Impulse Mode)
CNVST
LOW to SYNC Asserted Delay
(Normal Mode/Impulse Mode)
SYNC Deasserted to BUSY LOW Delay
t
21
t
22
t
23
10
10
10
ns
ns
ns
t
24
t
25
t
26
t
27
t
28
t
29
t
30
t
31
t
32
t
33
t
34
250/500
ns
ns
ns
ns
ns
ns
ns
3
23
12
7
4
2
1
40
10
10
10
ns
ns
ns
t
35
See Table I
t
36
t
37
0.75/1
25
μ
s
ns
Refer to Figures 17 and 18 (Slave Serial Interface Modes)
External SCLK Setup Time
External SCLK Active Edge to SDOUT Delay
SDIN Setup Time
SDIN Hold Time
External SCLK Period
External SCLK HIGH
External SCLK LOW
t
38
t
39
t
40
t
41
t
42
t
43
t
44
5
3
5
5
25
10
10
ns
ns
ns
ns
ns
ns
ns
18
*
In Serial Master Read during Convert Mode. See Table I for Serial Master Read after Convert Mode.
Specifications subject to change without notice.
Table I. Serial Clock Timings in Master Read after Convert
DIVSCLK[1]
DIVSCLK[0]
0
0
0
1
1
0
1
1
Unit
SYNC to SCLK First Edge Delay Minimum
Internal SCLK Period Minimum
Internal SCLK Period Typical
Internal SCLK HIGH Minimum
Internal SCLK LOW Minimum
SDOUT Valid Setup Time Minimum
SDOUT Valid Hold Time Minimum
SCLK Last Edge to SYNC Delay Minimum
Busy High Width Maximum (Normal)
Busy High Width Maximum (Impulse)
t
25
t
26
t
26
t
27
t
28
t
29
t
30
t
31
t
35
t
35
3
25
40
12
7
4
2
1
3.25
3.5
17
50
70
22
21
18
4
3
4.25
4.5
17
100
140
50
49
18
30
30
6.25
6.5
17
200
280
100
99
18
80
80
10.75
11
ns
ns
ns
ns
ns
ns
ns
ns
μ
s
μ
s
相關PDF資料 |
PDF描述 |
|---|---|
| AD7654ACP | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ACPRL | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654AST | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ASTRL | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7655 | Low Cost 4-Channel 1 MSPS 16-Bit ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7654ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT SIMULTANEOUS SAMPLING 500KSPS ADC - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7654 LFSCP-48 |
| AD7654ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP EP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:16-BIT SIMULTANEOUS SAMPLING 500KSPS ADC - Bulk |
| AD7654ACPZ | 功能描述:IC ADC 16BIT DUAL 2CH 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD7654ACPZRL | 功能描述:IC ADC 16BIT DUAL 2CH 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7654AST | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT SIMULTANEOUS SAMPLING 500KSPS - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7654 LQFP48 |
發布緊急采購，3分鐘左右您將得到回復。