- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373913 > AD7701AQ (ANALOG DEVICES INC) LC2MOS 16-Bit A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7701AQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS 16-Bit A/D Converter |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, CDIP20 |
| 封裝： | CERDIP-20 |
| 文件頁(yè)數(shù)： | 12/16頁(yè) |
| 文件大小： | 312K |
| 代理商： | AD7701AQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7701
REV. D
–12–
between the multiplexer and the AD7701 is removed. Op amps
and other signal conditioning circuits may be used in front of
the AD7701, without worrying about their absolute gain or
offset errors. Note that the absolute value of the reference
supplied to the AD7701 is no longer important, provided it has
adequate short-term stability between calibration cycles, as full
scale is calibrated to the system reference.
If system offset errors are important but system gain errors are
not, then a one step system calibration may be performed with
SC1 high and SC2 low. In this case, offset is calibrated against
A
IN
, which should be connected to system REF LO during
calibration, but full scale is calibrated against the AD7701’s
V
REF
input.
System calibration schemes will yield better accuracy than self-
calibration, even if there are no system errors. Using self-
calibration, errors arise due to the mismatch in source impedances
between the references during calibration (AGND and V
REF
)
and the analog input during normal operation. In system cali-
bration, the source impedances inherently remain identical,
such that the theoretical limit to system accuracy is calibration
resolution. T he practical limit is the noise floor of the AD7701.
Note that in system calibration, “REF LO” does not necessarily
mean the system ground or zero volts. T he AD7701 can be
calibrated to measure between any two voltages that lie within
its calibration range by deliberately making REF LO nonzero.
For example, if REF LO is +0.5 V and REF HI is +2.5 V, the
unipolar span will be between these limits.
CALIBRAT ION RANGE
When designing system calibration schemes, care must be taken
to ensure that the worst-case system errors do not cause the
overrange headroom of the AD7701 to be exceeded. Although
the measurement error caused by offset and gain errors can be
nulled out, the actual error voltages will still be present at the
analog input and can cause overloading of the analog modulator
or overflow of the digital filter. With a 2.5 V reference, the
maximum input voltage is (+V
REF
+ 100 mV), and the minimum
input voltage is (–V
REF
– 100 mV).
POWE R-UP AND CALIBRAT ION
A calibration cycle must be carried out after power-up to initial-
ize the device to a consistent starting condition and correct cali-
bration. T he CAL pin must be held high for at least four clock
cycles, after which calibration is initiated on the falling edge of
CAL and takes a maximum of 3,145,655 clock cycles (approxi-
mately 768 ms, with a 4.096 MHz clock). See T able III.
T he type of calibration cycle initiated by CAL is determined by
the SC1 and SC2 inputs, in accordance with T able III.
T he power dissipation and temperature drift of the AD7701 are
low and no warm-up time is required before the initial calibra-
tion is performed. However, the system reference must have
stabilized before calibration is initiated.
POWE R SUPPLY SE QUE NCING
T he positive digital supply (DV
DD
) must never exceed the
positive analog supply (AV
DD
) by more than 0.3 V. Power
supply sequencing is therefore important. If separate analog and
digital supplies are used, care must be taken to ensure that the
analog supply is powered up first.
It is also important that power is applied to the AD7701 before
signals at V
REF
, A
IN
or the logic input pins in order to avoid any
possibility of latch-up. If separate supplies are used for the
AD7701 and the system digital circuitry, then the AD7701
should be powered up first.
A typical scheme for powering the AD7701 from a single set of
±
5 V rails is shown in the system connection diagram, Figure 7.
In this circuit AV
DD
and DV
DD
are brought along separate
tracks from the same +5 V supply. T hus, there is no possibility
of the digital supply coming up before the analog supply.
GROUNDING
T he AD7701 uses the analog ground connection, AGND, as the
measurement reference node. It should be used as the reference
node for both the analog input signal and the reference voltage
at the V
REF
pin.
T he analog and digital power supplies to the AD7701 die are
pinned out separately to minimize coupling between the analog
and digital sections of the chip. All four supplies should be
decoupled separately to their respective grounds as shown in
Figure 7. T he on-chip digital filtering of the AD7701 further
enhances power supply rejection by attenuating noise injected
into the conversion process.
SINGLE SUPPLY OPE RAT ION
Figure 17 shows a circuit to power the AD7701 from a single
+10 V supply, using an op amp to provide a half supply refer-
ence point for AGND and DGND. As the digital I/O pins are
referenced to this point, level shifting is required for external
digital communications. If galvanic isolation is required in the
system, level shifting and isolation can both be provided by
opto-isolators.
T able III. Calibration T ruth T able
CAL
SC1
SC2
CAL T YPE
ZE RO RE FE RE NCE
FS RE FE RE NCE
SE QUE NCE
CALIBRAT ION T IME
0
1
0
1
0
1
1
0
Self-Cal
System Offset
System Gain
System Offset
AGND
A
IN
–
A
IN
V
REF
–
A
IN
V
REF
One Step
1st Step
2nd Step
One Step
3,145,655 Clock Cycles
1,052,599 Clock Cycles
1,068,813 Clock Cycles
2,117,389 Clock Cycles
NOT E
DRDY
remains high throughout the calibration sequence. In the Self-Cal mode,
DRDY
falls once the AD7701 has settled to the analog input. In all other modes
DRDY
falls as the device begins to settle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7701AR | LC2MOS 16-Bit A/D Converter |
| AD7701ARS | LC2MOS 16-Bit A/D Converter |
| AD7701BN | LC2MOS 16-Bit A/D Converter |
| AD7701BQ | LC2MOS 16-Bit A/D Converter |
| AD7701BR | LC2MOS 16-Bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7701AR | 功能描述:IC ADC 16BIT LC2MOS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7701AR-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD7701ARS | 功能描述:IC ADC 16BIT LC2MOS MONO 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7701ARS-REEL | 功能描述:IC ADC 16BIT LC2MOS MONO 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7701ARSZ | 功能描述:IC ADC 16BIT LC2MOS MONO 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。