欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7703SQ
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: LC2MOS 20-Bit A/D Converter
中文描述: 1-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, CDIP20
封裝: CERDIP-20
文件頁數(shù): 14/16頁
文件大小: 251K
代理商: AD7703SQ
AD7703
–14–
REV. D
SY NCHRONOUS SE LF-CLOCK ING MODE (SSC)
T he SSC mode (MODE pin high) allows easy interfacing to
serial-parallel conversion circuits in systems with parallel data
communication. T his mode allows interfacing to 74X X 299
Universal Shift registers without any additional decoding. T he
SSC mode can also be used with microprocessors such as the
68HC11 and 68HC05, which allow an external device to clock
their serial port.
Figure 15 shows the timing diagram for the SSC mode. Data is
clocked out by an internally generated serial clock. T he
AD7703 divides each sampling interval into sixteen distinct
periods. Eight periods of 64 clock pulses are for analog settling
and eight periods of 64 clock pulses are for digital computation.
T he status of
CS
is polled at the beginning of each digital
computation period. If it is low at any of these times, then
SCLK will become active and the data word currently in the
output register will be transmitted, MSB first. After the LSB has
been transmitted
DRDY
will go high until the new data word
becomes available. If
CS
, having been brought low, is taken
high again at any time during data transmission, SDAT A and
SCLK will go three-state after the current bit finishes. If
CS
is
subsequently brought low, transmission will resume with the
next bit during the subsequent digital computation period. If
transmission has not been initiated and completed by the time
the next data word is available,
DRDY
will go high for four
clock cycles then low again as the new word is loaded into the
output register.
A more detailed diagram of the data transmission in the SSC
mode is shown in Figure 16. Data bits change on the falling
edge of SCLK and are valid on the rising edge of SCLK .
ANALOG TIME 0
DIGITAL TIME 7
SCLK (O)
SDATA (O)
HI-Z
HI-Z
HI-Z
HI-Z
MSB
DRDY (O)
DIGITAL TIME 0
CS POLLED
CS (I)
INTERNAL
STATUS
72 CLKIN CYCLES
64 CLKIN
CYCLES
64 CLKIN
CYCLES
1024 CLKIN CYCLES
LSB
Figure 15. Timing Diagram for SSC Data Transmission Mode
CLKIN (I)
DRDY (O)
SDATA (O)
DB19 (MSB)
DB18
DB2
DB1
DB0 (LSB)
HI-Z
HI-Z
SCLK (O)
HI-Z
HI-Z
CS (I)
72
CLKIN
CYCLES
DB17
Figure 16. SSC Mode Showing Data Timing Relative to SCLK
相關(guān)PDF資料
PDF描述
AD7705 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7705BN ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75%
AD7705BR ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7705BRU 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7705 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7705_06 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
AD7705BN 功能描述:IC ADC 16BIT 2CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7705BNZ 功能描述:IC ADC 16BIT 2CH 16-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7705BNZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
主站蜘蛛池模板: 巴林左旗| 渭源县| 芜湖县| 拉萨市| 静安区| 资兴市| 虞城县| 罗山县| 临朐县| 三门县| 和硕县| 平武县| 邯郸县| 长沙县| 吴忠市| 高安市| 舞阳县| 子长县| 托克托县| 青岛市| 东源县| 瓮安县| 滦平县| 教育| 湾仔区| 北辰区| 北川| 博湖县| 贵阳市| 信宜市| 孝感市| 云和县| 长治市| 永寿县| 南雄市| 卓资县| 达州市| 平阳县| 富平县| 肥西县| 蕉岭县|