欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7706*
廠商: Analog Devices, Inc.
英文描述: 3 V/5 V. 1 mW 2-/3-Channel 16-Bit. Sigma-Delta ADCs
中文描述: 3 V / 5號五,1毫瓦2-/3-Channel 16位。 Σ-Δ模數轉換器
文件頁數: 22/32頁
文件大?。?/td> 264K
AD7705/AD7706
–22–
REV. A
Placing the part in standby mode reduces the total current to
9
μ
A typical with V
DD
= 5 V and 4
μ
A with V
DD
= 3 V when the
part is operated from an external master clock provided this
master clock is stopped. If the external clock continues to run in
standby mode, the standby current increases to 150
μ
A typical
with 5 V supplies and 75
μ
A typical with 3.3 V supplies. If a
crystal or ceramic resonator is used as the clock source, the total
current in standby mode is 400
μ
A typical with 5 V supplies and
90
μ
A with 3.3 V supplies. This is because the on-chip oscillator
circuit continues to run when the part is in its standby mode.
This is important in applications where the system clock is pro-
vided by the AD7705/AD7706’s clock, so that the AD7705/
AD7706 produces an uninterrupted master clock even when it is
in its standby mode.
Accuracy
Sigma-Delta ADCs, like VFCs and other integrating ADCs, do
not contain any source of nonmonotonicity and inherently offer
no missing codes performance. The AD7705/AD7706 achieves
excellent linearity by the use of high quality, on-chip capacitors,
which have a very low capacitance/voltage coefficient. The de-
vice also achieves low input drift through the use of chopper-
stabilized techniques in its input stage. To ensure excellent
performance over time and temperature, the AD7705/AD7706
uses digital calibration techniques that minimize offset and gain
error.
Drift Considerations
The AD7705/AD7706 uses chopper stabilization techniques to
minimize input offset drift. Charge injection in the analog
switches and dc leakage currents at the sampling node are the
primary sources of offset voltage drift in the converter. The dc
input leakage current is essentially independent of the selected
gain. Gain drift within the converter depends primarily upon
the temperature tracking of the internal capacitors. It is not
affected by leakage currents.
Measurement errors due to offset drift or gain drift can be
eliminated at any time by recalibrating the converter. Using
the system calibration mode can also minimize offset and gain
errors in the signal conditioning circuitry. Integral and differen-
tial linearity errors are not significantly affected by temperature
changes.
POWER SUPPLIES
The AD7705/AD7706 operates with a V
DD
power supply be-
tween 2.7 V and 5.25 V. While the latch-up performance of the
AD7705/AD7706 is good, it is important that power is applied
to the AD7705/AD7706 before signals at REFIN, AIN or the
logic input pins in order to avoid excessive currents. If this is not
possible, the current that flows in any of these pins should be
limited. If separate supplies are used for the AD7705/AD7706
and the system digital circuitry, the AD7705/AD7706 should be
powered up first. If it is not possible to guarantee this, current
limiting resistors should be placed in series with the logic
inputs to again limit the current. Latch-up current is greater
than 100 mA.
Supply Current
The current consumption on the AD7705/AD7706 is specified
for supplies in the range +2.7V to +3.3V and in the range +4.75V
to +5.25V. The part operates over a +2.7 V to +5.25V supply
range and the I
DD
for the part varies as the supply voltage varies
over this range. There is an internal current boost bit on the
AD7705/AD7706 that is set internally in accordance with the
operating conditions. This affects the current drawn by the
analog circuitry within these devices. Minimum power consump-
tion is achieved when the AD7705/AD7706 is operated with an
f
CLKIN
of 1 MHz or at gains of 1 to 4 with f
CLKIN
= 2.4575 MHz
as the internal boost bit is off reducing the analog current con-
sumption. Figure 15 shows the variation of the typical I
DD
with
V
DD
voltage for both a 1MHz crystal oscillator and a 2.4576 MHz
crystal oscillator at +25
°
C. The AD7705/AD7706 is operated in
unbuffered mode. The relationship shows that the I
DD
is mini-
mized by operating the part with lower V
DD
voltages. I
DD
on the
AD7705/AD7706 is also minimized by using an external master
clock or by optimizing external components when using the
on-chip oscillator circuit. Figures 3, 4, 6 and 7 show variations
in I
DD
with gain, V
DD
and clock frequency using an external
clock.
V
DD
1600
0
2.5
I
D
m
A
1400
800
600
400
200
1200
1000
5.5
3.0
3.5
4.0
4.5
5.0
MCLK IN = CRYSTAL OSCILLATOR
T
= +25
8
C
UNBUFFERED MODE
GAIN = 128
f
CLK
= 2.4576MHz
f
CLK
= 1MHz
Figure 15. I
DD
vs. Supply Voltage
Grounding and Layout
Since the analog inputs and reference input are differential, most
of the voltages in the analog modulator are common-mode volt-
ages. The excellent common-mode rejection of the part will
remove common-mode noise on these inputs. The digital filter
will provide rejection of broadband noise on the power supplies,
except at integer multiples of the modulator sampling frequency.
The digital filter also removes noise from the analog and refer-
ence inputs provided those noise sources do not saturate the
analog modulator. As a result, the AD7705/AD7706 is more
immune to noise interference than a conventional high resolu-
tion converter. However, because the resolution of the AD7705/
AD7706 is so high, and the noise levels from the AD7705/
AD7706 so low, care must be taken with regard to grounding
and layout.
相關PDF資料
PDF描述
AD7706EB High Performance Switched Capacitor Universal Filter; Package: PDIP; No of Pins: 14; Temperature Range: 0°C to +70°C
AD7706(中文) 3 V/5 V, 1 Mw 2-/3-Channel 16-Bit, Sigma-Delta ADCs(三輸入通道16位A/D轉換器)
AD7705(中文) 3 V/5 V, 1 Mw 2-/3-Channel 16-Bit, Sigma-Delta ADCs(完全差分輸入通道16位A/D轉換器)
AD7707BR 3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
AD7707BRU 3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
相關代理商/技術參數
參數描述
AD7706BN 功能描述:IC ADC 16BIT 3CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率(每秒):3M 數據接口:- 轉換器數目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:-
AD7706BNZ 功能描述:IC ADC 16BIT 3CHAN 16DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率(每秒):20M 數據接口:并聯 轉換器數目:2 功率耗散(最大):155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數目和類型:4 個單端,單極;2 個差分,單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7706BNZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
AD7706BR 功能描述:IC ADC 16BIT 3CH 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
主站蜘蛛池模板: 崇左市| 景泰县| 青龙| 巴林右旗| 谷城县| 梓潼县| 镇坪县| 丹东市| 兰坪| 清丰县| 民丰县| 汉源县| 肇州县| 南岸区| 集安市| 云浮市| 大化| 武平县| 万年县| 洛南县| 禄丰县| 延庆县| 博客| 牙克石市| 蚌埠市| 平阳县| 临沂市| 光泽县| 山东省| 会昌县| 江阴市| 凌源市| 准格尔旗| 清新县| 甘南县| 山阴县| 类乌齐县| 北流市| 长治市| 仁寿县| 开原市|