- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7706* (Analog Devices, Inc.) 3 V/5 V. 1 mW 2-/3-Channel 16-Bit. Sigma-Delta ADCs PDF資料下載
參數(shù)資料
| 型號： | AD7706* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V/5 V. 1 mW 2-/3-Channel 16-Bit. Sigma-Delta ADCs |
| 中文描述： | 3 V / 5號五，1毫瓦2-/3-Channel 16位。 Σ-Δ模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 7/32頁 |
| 文件大小： | 264K |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7705/AD7706
–7–
REV. A
Pin No.
Mnemonic
Function
10
REF IN(–)
Reference Input. Negative input of the differential reference input to the AD7705/AD7706.
The REFIN(–) can lie anywhere between V
DD
and GND provided REFIN(+) is greater
than REFIN(–).
AD7705: Negative input of the differential analog Input Channel 2. AD7706: Analog Input
Channel 3.
Logic Output. A logic low on this output indicates that a new output word is available from
the AD7705/AD7706 data register. The
DRDY
pin will return high upon completion of a
read operation of a full output word. If no data read has taken place between output updates,
the
DRDY
line will return high for 500
×
t
CLKIN
cycles prior to the next output update.
While
DRDY
is high, a read operation should neither be attempted nor in progress to avoid
reading from the data register as it is being updated. The
DRDY
line will return low again
when the update has taken place.
DRDY
is also used to indicate when the AD7705/AD7706
has completed its on-chip calibration sequence.
Serial Data Output with serial data being read from the output shift register on the part. This
output shift register can contain information from the setup register, communications regis-
ter, clock register or data register, depending on the register selection bits of the Communica-
tions Register.
Serial Data Input with serial data being written to the input shift register on the part. Data
from this input shift register is transferred to the setup register, clock register or communica-
tions register, depending, on the register selection bits of the Communications Register.
Supply Voltage, +2.7 V to +5.25 V operation.
Ground reference point for the AD7705/AD7706’s internal circuitry.
11
AIN2(–)[AIN3]
12
DRDY
13
DOUT
14
DIN
15
16
V
DD
GND
OUTPUT NOISE (5 V OPERATION)
Table I shows the AD7705/AD7706 output rms noise for the selectable notch and –3dB frequencies for the part, as selected by FS0
and FS1 of the Clock Register. The numbers given are for the bipolar input ranges with a V
REF
of +2.5V and V
DD
= 5 V. These
numbers are typical and are generated at an analog input voltage of 0V with the part used in either buffered or unbuffered mode. Table II
meanwhile shows the output
peak-to-peak
noise for the selectable notch and –3 dB frequencies for the part.
It is important to note that
these numbers represent the resolution for which there will be no code flicker. They are not calculated based on rms noise but on peak-to-peak
noise.
The numbers given are for bipolar input ranges with a V
REF
of +2.5 V and for either buffered or unbuffered mode. These num-
bers are typical and are rounded to the nearest LSB. The numbers apply for the CLK DIV bit of the Clock Register set to 0.
Table I. Output RMS Noise vs. Gain and Output Update Rate @ 5 V
Filter First
Notch and O/P
Data Rate
Typical Output RMS Noise in
m
V
Gain of
Gain of
4
8
–3dB
Frequency
Gain of
1
Gain of
2
Gain of
16
Gain of
32
Gain of
64
Gain of
128
MCLK IN = 2.4576 MHz
50Hz
60Hz
250Hz
500Hz
MCLK IN = 1 MHz
20Hz
25Hz
100Hz
200Hz
13.1Hz
15.72Hz
65.5Hz
131Hz
4.1
5.1
110
550
2.1
2.5
49
285
1.2
1.4
31
145
0.75
0.8
17
70
0.7
0.75
8
41
0.66
0.7
3.6
22
0.63
0.67
2.3
9.1
0.6
0.62
1.7
4.7
5.24Hz
6.55Hz
26.2Hz
52.4Hz
4.1
5.1
110
550
2.1
2.5
49
285
1.2
1.4
31
145
0.75
0.8
17
70
0.7
0.75
8
41
0.66
0.7
3.6
22
0.63
0.67
2.3
9.1
0.6
0.62
1.7
4.7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7706EB | High Performance Switched Capacitor Universal Filter; Package: PDIP; No of Pins: 14; Temperature Range: 0°C to +70°C |
| AD7706(中文) | 3 V/5 V, 1 Mw 2-/3-Channel 16-Bit, Sigma-Delta ADCs(三輸入通道16位A/D轉(zhuǎn)換器) |
| AD7705(中文) | 3 V/5 V, 1 Mw 2-/3-Channel 16-Bit, Sigma-Delta ADCs(完全差分輸入通道16位A/D轉(zhuǎn)換器) |
| AD7707BR | 3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC |
| AD7707BRU | 3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7706BN | 功能描述:IC ADC 16BIT 3CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7706BNZ | 功能描述:IC ADC 16BIT 3CHAN 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7706BNZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs |
| AD7706BR | 功能描述:IC ADC 16BIT 3CH 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。