- 您現在的位置：買賣IC網 > PDF目錄373914 > AD7712SQ (ANALOG DEVICES INC) LC2MOS Signal Conditioning ADC PDF資料下載
參數資料
| 型號： | AD7712SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS Signal Conditioning ADC |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, CDIP24 |
| 封裝： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件頁數： | 8/28頁 |
| 文件大小： | 229K |
| 代理商： | AD7712SQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. E
–8–
AD7712
Pin
Mnemonic
Function
21
DRDY
Logic output. A falling edge indicates that a new output word is available for transmission. The
DRDY
pin
will return high upon completion of transmission of a full output word.
DRDY
is also used to indicate
when the AD7712 has completed its on-chip calibration sequence.
Serial Data. Input/Output with serial data being written to either the control register or the calibration
registers and serial data being accessed from the control register, calibration registers or the data register.
During an output data read operation, serial data becomes active after
RFS
goes low (provided
DRDY
is
low). During a write operation, valid serial data is expected on the rising edges of SCLK when
TFS
is low.
The output data coding is natural binary for unipolar inputs and offset binary for bipolar inputs.
Digital Supply Voltage, +5 V. DV
DD
should not exceed AV
DD
by more than 0.3 V in normal operation.
Ground reference point for digital circuitry.
22
SDATA
23
24
DV
DD
DGND
TERMINOLOGY
INTEGRAL NONLINEARITY
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The end-
points of the transfer function are zero-scale (not to be confused
with bipolar zero), a point 0.5 LSB below the first code transi-
tion (000 . . . 000 to 000 . . . 001) and full scale, a point 0.5 LSB
above thelast code transition (111 . . . 110 to 111 . . . 111). The
error is expressed as a percentage of full scale.
POSITIVE FULL-SCALE ERROR
Positive full-scale error is the deviation of the last code transi-
tion (111 . . . 110 to 111 . . . 111) from the ideal input full-scale
voltage. For AIN1(+), the ideal full-scale input voltage is
(AIN1(–) + V
REF
/GAIN – 3/2 LSBs); for AIN2, the ideal full-
scale voltage is +4
×
V
REF
/GAIN – 3/2 LSBs. Positive full-scale
error applies to both unipolar and bipolar analog input ranges.
UNIPOLAR OFFSET ERROR
Unipolar offset error is the deviation of the first code transition
from the ideal voltage. For AIN1(+), the ideal input voltage is
(AIN1(–) + 0.5 LSB); for AIN2, the ideal input is 0.5 LSB
when operating in the unipolar mode.
BIPOLAR ZERO ERROR
This is the deviation of the midscale transition (0111 . . . 111
to 1000 . . . 000) from theideal input voltage. For AIN1(+), the
ideal input voltage is (AIN1(–) – 0.5 LSB); for AIN2, the ideal
input is –0.5 LSB when operating in the bipolar mode.
BIPOLAR NEGATIVE FULL-SCALE ERROR
This is the deviation of the first code transition from the ideal
input voltage. For AIN1(+), the ideal input voltage is (AIN1(–)
– V
REF
/GAIN + 0.5 LSB); for AIN2, the ideal input voltage is
(–4
V
REF
/GAIN + 0.5 LSB) when operating in the bipolar
mode.
POSITIVE FULL-SCALE OVERRANGE
Positive full-scale overrange is the amount of overhead available
to handle input voltages on AIN1(+) input greater than
(AIN1(–) + V
REF
/GAIN) or on the AIN2 of greater than +4
×
V
REF
/GAIN (for example, noise peaks or excess voltages due to
system gain errors in system calibration routines) without intro-
ducing errors due to overloading the analog modulator or to
overflowing the digital filter.
NEGATIVE FULL-SCALE OVERRANGE
This is the amount of overhead available to handle voltages on
AIN1(+) below (AIN1(–) – V
REF
/GAIN) or on AIN2 below
–4
×
V
REF
/GAIN without overloading the analog modulator or
overflowing the digital filter. Note that the analog input will
accept negative voltage peaks on AIN1(+) even in the unipolar
mode provided that AIN1(+) is greater than AIN1(–) and
greater than V
SS
– 30mV.
OFFSET CALIBRATION RANGE
In the system calibration modes, the AD7712 calibrates its offset
with respect to the analog input. The offset calibration range
specification defines the range of voltages that the AD7712 can
accept and still accurately calibrate offset.
FULL-SCALE CALIBRATION RANGE
This is the range of voltages that the AD7712 can accept in the
system calibration mode and still correctly calibrate full-scale.
INPUT SPAN
In system calibration schemes, two voltages applied in sequence
to the AD7712’s analog input define the analog input range.
The input span specification defines the minimum and maxi-
mum input voltages from zero to full-scale that the AD7712
can accept and still accurately calibrate gain.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7712* | Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| AD7712 | Signal Conditioning ADC(LC2MOS信號調節A/D轉換器) |
| AD7713* | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AN | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AQ | LC2MOS Loop-Powered Signal Conditioning ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7713 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AN | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7713AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
發布緊急采購，3分鐘左右您將得到回復。