欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7713
廠商: Analog Devices, Inc.
英文描述: Loop-Powered Signal Conditioning ADC(循環驅動LC2MOS信號調節A/D轉換器)
中文描述: 回路供電信號調理模數轉換器(循環驅動LC2MOS信號調節的A / D轉換器)
文件頁數: 5/28頁
文件大小: 529K
代理商: AD7713
2
–5–
REV. C
AD7713
Limit at T
MIN
, T
MAX
(A, S Versions)
Parameter
Units
Conditions/Comments
External-Clocking Mode
f
SCLK
t
20
t
21
t
22
t
23
t
246
t
256
f
CLK IN
/5
0
0
2
×
t
CLK IN
0
4
×
t
CLK IN
10
2
×
t
CLK IN
+ 20
2
×
t
CLK IN
2
×
t
CLK IN
t
CLK IN
+ 10
10
t
CLK IN
+ 10
10
5
×
t
CLK IN
/2 + 50
0
0
4
×
t
CLK IN
2
×
t
CLK IN
– SCLK High
30
MHz max
ns min
ns min
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns max
ns min
ns max
ns min
ns max
ns min
ns min
ns min
ns min
ns min
Serial Clock Input Frequency
DRDY
to
RFS
Setup Time
DRDY
to
RFS
Hold Time
A0 to
RFS
Setup Time
A0 to
RFS
Hold Time
Data Access Time (
RFS
Low to Data Valid)
SCLK Falling Edge to Data Valid Delay
t
26
t
27
t
28
t
297
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Falling Edge to
DRDY
High
SCLK to Data Valid Hold Time
t
30
t
317
t
32
t
33
t
34
t
35
t
36
RFS
/
TFS
to SCLK Falling Edge Hold Time
RFS
to Data Valid Hold Time
A0 to
TFS
Setup Time
A0 to
TFS
Hold Time
SCLK Falling Edge to
TFS
Hold Time
Data Valid to SCLK Setup Time
Data Valid to SCLK Hold Time
NOTES
1
Guaranteed by design, not production tested. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
See Figures 10 to 13.
3
CLK IN duty cycle range is 45% to 55%. CLK IN must be supplied whenever the AD7713 is not in STANDBY mode. If no clock is present in this case, the
device can draw higher current than specified and possibly become uncalibrated.
4
The AD7713 is production tested with f
CLK IN
at 2 MHz. It is guaranteed by characterization to operate at 400 kHz.
5
Specified using 10% and 90% points on waveform of interest.
6
These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
7
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number
is then extrapolated back to remove effects of charging or discharging the 100 pF capacitor. This means that the times quoted in the timing characteristics are
the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
TO OUTPUT
PIN
+2.1V
1.6mA
200μA
100pF
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
相關PDF資料
PDF描述
AD7714AN-3 VARISTOR 30VRMS 0805 SMD
AD7714AN-5 VARISTOR 40VRMS 1206 SMD
AD7714YRU 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714* 3 V/5 V. CMOS. 500 uA Signal Conditioning ADC
AD7714ARS-3 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
相關代理商/技術參數
參數描述
AD7713AN 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率(每秒):3M 數據接口:- 轉換器數目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:-
AD7713ANZ 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率(每秒):20M 數據接口:并聯 轉換器數目:2 功率耗散(最大):155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數目和類型:4 個單端,單極;2 個差分,單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7713AQ 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk
AD7713AR 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率(每秒):3M 數據接口:- 轉換器數目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:-
主站蜘蛛池模板: 霍州市| 金乡县| 渭源县| 通化县| 克山县| 含山县| 平泉县| 攀枝花市| 盐边县| 同心县| 十堰市| 涟源市| 盘山县| 荥经县| 政和县| 隆子县| 封丘县| 保亭| 平邑县| 景泰县| 沅江市| 班玛县| 泉州市| 梅州市| 兴仁县| 井陉县| 宣化县| 和龙市| 仙游县| 忻城县| 越西县| 凉山| 彭州市| 四川省| 昌乐县| 灌南县| 交口县| 汕头市| 青岛市| 新源县| 扬州市|