- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373914 > AD7713AN (ANALOG DEVICES INC) LC2MOS Loop-Powered Signal Conditioning ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7713AN |
| 廠(chǎng)商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | ADC |
| 英文描述： | LC2MOS Loop-Powered Signal Conditioning ADC |
| 中文描述： | 3-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁(yè)數(shù)： | 10/28頁(yè) |
| 文件大小： | 516K |
| 代理商： | AD7713AN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
REV. C
–10–
AD7713
PGA Gain
G2
0
0
0
0
1
1
1
1
Gl
0
0
1
1
0
0
1
1
G0
0
1
0
1
0
1
0
1
Gain
1
2
4
8
16
32
64
128
(Default Condition After the Internal Power-On Reset)
Channel Selection
CH1 CH0 Channel
0
0
0
1
1
0
AIN1
AIN2
AIN3
(Default Condition After the Internal Power-On Reset)
Word Length
WL
Output Word Length
0
16-Bit
1
24-Bit
(Default Condition After Internal Power-On Reset)
RTD Excitation Currents
RO
0
Off
1
On
(Default Condition After Internal Power-On Reset)
Burn-Out Current
BO
0
Off
1
On
(Default Condition After Internal Power-On Reset)
Bipolar/Unipolar Selection (Both Inputs)
B/U
0 Bipolar
(Default Condition After Internal Power-On Reset)
1 Unipolar
Filter Selection (FS11–FS0)
The on-chip digital filter provides a Sinc
3
(or (Sinx/x)
3
) filter response. The 12 bits of data programmed into these bits determine
the filter cutoff frequency, the position of the first notch of the filter and the data rate for the part. In association with the gain selec-
tion, it also determines the output noise (and hence the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by the relationship: filter first notch frequency = (f
CLK IN
/512)/
code
where
code
is the decimal equivalent of the code in bits FS0 to FS11 and is in the range 19 to 2,000. With the nominal f
CLK IN
of
2 MHz, this results in a first notch frequency range from 1.952 Hz to 205.59 kHz. To ensure correct operation of the AD7713, the
value of the code loaded to these bits must be within this range. Failure to do this will result in unspecified operation of the device.
Changing the filter notch frequency, as well as the selected gain, impacts resolution. Tables I and II and Figure 2 show the effect of
the filter notch frequency and gain on the effective resolution of the AD7713. The output data rate (or effective conversion time) for
the device is equal to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at
10 Hz, then a new word is available at a 10 Hz rate or every 100 ms. If the first notch is at 200 Hz, a new word is available every 5 ms.
The settling time of the filter to a full-scale step input change is worst case 4
×
1/(output data rate). This settling time is to 100% of
the final value. For example, with the first filter notch at 100 Hz, the settling time of the filter to a full-scale step input change is
400 ms max. If the first notch is at 200 Hz, the settling time of the filter to a full-scale input step is 20 ms max. This settling time
can be reduced to 3
×
l/(output data rate) by synchronizing the step input change to a reset of the digital filter. In other words, if the
step input takes place with
SYNC
low, the settling time will be 3
×
l/(output data rate). If a change of channels takes place, the set-
tling time is 3
×
l/(output data rate) regardless of the
SYNC
input.
The –3 dB frequency is determined by the programmed first notch frequency according to the relationship: filter –3 dB frequency
= 0.262
×
first notch frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7713AQ | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AR | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713SQ | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713 | Loop-Powered Signal Conditioning ADC(循環(huán)驅(qū)動(dòng)LC2MOS信號(hào)調(diào)節(jié)A/D轉(zhuǎn)換器) |
| AD7714AN-3 | VARISTOR 30VRMS 0805 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6 |
| AD7713AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7713AR | 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:- |
| AD7713AR-REEL | 制造商:Analog Devices 功能描述:24-BIT SIGMA DELTA ADC IC - Tape and Reel |
| AD7713AR-REEL7 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。