- 您現在的位置：買賣IC網 > PDF目錄373914 > AD7715AN-3 (ANALOG DEVICES INC) 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC PDF資料下載
參數資料
| 型號： | AD7715AN-3 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001AB, DIP-16 |
| 文件頁數： | 10/31頁 |
| 文件大小： | 474K |
| 代理商： | AD7715AN-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
REV. C
AD7715
–10–
Setup Register (RS1, RS0 = 0, 1); Power On/Reset Status: 28Hex
The Setup Register is an eight-bit register from which data can either be read or to which data can be written. This register controls
the setup which the device is to operate in such as the calibration mode, output rate, unipolar/bipolar operation etc. Table III out-
lines the bit designations for the Setup Register.
Table III. Setup Register
MD1 MD0 CLK FS1 FS0
B
/U BUF FSYNC
MD1
0
MD0
0
Operating Mode
Normal Mode; this is the normal mode of operation of the device whereby the device is performing normal
conversions. This is the default condition of these bits after Power-On or RESET.
Self-Calibration; this activates self-calibration on the part. This is a one step calibration sequence and when
complete the part returns to Normal Mode with MD1 and MD0 returning to 0, 0. The
DRDY
output or bit
goes high when calibration is initiated and returns low when this self-calibration is complete and a new valid
word is available in the data register. The zero-scale calibration is performed at the selected gain on internally
shorted (zeroed) inputs and the full-scale calibration is performed at the selected gain on an internally
generated V
REF
/Selected Gain.
Zero-Scale System Calibration; this activates zero-scale system calibration on the part. Calibration is per-
formed at the selected gain on the input voltage provided at the analog input during this calibration sequence.
This input voltage should remain stable for the duration of the calibration. The
DRDY
output or bit goes
high when calibration is initiated and returns low when this zero-scale calibration is complete and a new valid
word is available in the data register. At the end of the calibration, the part returns to Normal Mode with
MD1 and MD0 returning to 0, 0.
Full-Scale System Calibration; this activates full-scale system calibration on the part. Calibration is per-
formed at the selected gain on the input voltage provided at the analog input during this calibration sequence.
This input voltage should remain stable for the duration of the calibration. Once again, the
DRDY
output or
bit goes high when calibration is initiated and returns low when this full-scale calibration is complete and a
new valid word is available in the data register. At the end of the calibration, the part returns to Normal
Mode with MD1 and MD0 returning to 0, 0.
Clock Bit. This bit should be set in accordance with the operating frequency of the AD7715. If the device has
a master clock frequency of 2.4576MHz, then this bit should be set to a 1. If the device has a master clock
frequency of 1MHz, then this bit should be set to a 0. This bit sets up the correct scaling currents for a given
master clock and also chooses (along with FS1 and FS0) the output update rate for the device. If this bit is
not set correctly for the master clock frequency of the device, then the device may not operate to specifica-
tion. The default value for this bit after power-on or RESET is 1.
Filter Selection Bits. Along with the CLK bit, FS1 and FS0 determine the output update rate, filter first
notch and –3 dB frequency as outlined in Table IV. The on-chip digital filter provides a Sinc
3
(or (Sinx/x)
3
)
filter response. In association with the gain selection, it also determines the output noise (and hence the
resolution) of the device. Changing the filter notch frequency, as well as the selected gain, impacts resolution.
Tables V through XII show the effect of the filter notch frequency and gain on the output noise and effective
resolution of the part. The output data rate (or effective conversion time) for the device is equal to the fre-
quency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50Hz
then a new word is available at a 50 Hz rate or every 20ms. If the first notch is at 500Hz, a new word is
available every 2ms. The default value for these bits is 1, 0.
The settling-time of the filter to a full-scale step input change is worst case 4
×
1/(output data rate). For
example, with the first filter notch at 50Hz, the settling time of the filter to a full-scale step input change is
80ms max. If the first notch is at 500Hz, the settling time of the filter to a full-scale input step is 8ms max.
This settling-time can be reduced to 3
×
1/(output data rate) by synchronizing the step input change to a
reset of the digital filter. In other words, if the step input takes place with the FSYNC bit high, the settling-
time time will be 3
×
1/(output data rate) from when FSYNC returns low.
The –3 dB frequency is determined by the programmed first notch frequency according to the relationship:
filter –3 dB frequency = 0.262
×
filter first notch frequency.
0
1
1
0
1
1
CLK
FS1, FS0
相關PDF資料 |
PDF描述 |
|---|---|
| AD7715AN-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715AR-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715AR-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715* | 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC |
| AD7715ACHIPS-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7715AN-5 | 功能描述:IC ADC 16BIT 5V 16-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7715ANZ-3 | 功能描述:IC ADC 16BIT SIGMA-DELTA 16DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7715ANZ-31 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715ANZ-5 | 功能描述:IC ADC 16BIT 5V 16-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7715ANZ-5 | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
發布緊急采購，3分鐘左右您將得到回復。