- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7719 (Analog Devices, Inc.) Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC PDF資料下載
參數(shù)資料
| 型號： | AD7719 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| 中文描述： | 低電壓，低功耗，工廠校準，16-/24-Bit雙ADC |
| 文件頁數(shù)： | 29/40頁 |
| 文件大小： | 367K |
| 代理商： | AD7719 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. 0
AD7719
–29–
AD7719-to-68HC11 Interface
Figure 12 shows an interface between the AD7719 and the 68HC11
microcontroller. The diagram shows the minimum (3-wire) inter-
face with
CS
on the AD7719 hard-wired low. In this scheme,
the RDY bits of the Status Register are monitored to determine
when the Data Register is updated. RDY0 indicates the status of
the Main ADC channel while RDY1 indicates the status of the
Aux channel. An alternative scheme, which increases the number
of interface lines to four, is to monitor the
RDY
output line
from the AD7719. The monitoring of the
RDY
line can be done in
two ways. First,
RDY
can be connected to one of the 68HC11
’
s
port bits (such as PC0), which is configured as an input. This
port bit is then polled to determine the status of
RDY
. The
second scheme is to use an interrupt driven system, in which case
the
RDY
output is connected to the IRQ input of the 68HC11. For
interfaces that require control of the
CS
input on the AD7719,
one of the port bits of the 68HC11 (such as PC1), which is
configured as an output, can be used to drive the
CS
input.
The 68HC11 is configured in the master mode with its CPOL
bit set to a Logic 1 and its CPHA bit set to a Logic 1. When the
68HC11 is configured like this, its SCLK line idles high between
data transfers. The AD7719 is not capable of full duplex opera-
tion. If the AD7719 is configured for a write operation, no data appears
on the DOUT lines even when the SCLK input is active. Simi-
larly, if the AD7719 is configured for a read operation, data
presented to the part on the DIN line is ignored even when
SCLK is active.
68HC11
AD7719
V
DD
SS
SCK
MISO
MOSI
RESET
SCLK
CS
DIN
DOUT
V
DD
Figure 12. AD7719-to-68HC11 Interface
AD7719-to-8051 Interface
An interface circuit between the AD7719 and the 8XC51 microcon-
troller is shown in Figure 13. The diagram shows the minimum
number of interface connections with
CS
on the AD7719 hard-
wired low. In the case of the 8XC51 interface, the minimum
number of interconnects is just two. In this scheme, the RDY
bits of the Status Register are monitored to determine when the
Data Register is updated. The alternative scheme, which increases
the number of interface lines to three, is to monitor the
RDY
output
line from the AD7719. The monitoring of the
RDY
line can be
done in two ways. First,
RDY
can be connected to one of the
8XC51
’
s port bits (such as P1.0) which is configured as an input.
This port bit is then polled to determine the status of
RDY
.
DV
DD
8XC51
AD7719
P3.0
P3.1
RESET
SCLK
CS
DV
DD
10k
DIN
DOUT
Figure 13. AD7719-to-8XC51 Interface
The second scheme is to use an interrupt-driven system, in which
case the
RDY
output is connected to the INT1 input of the
8XC51. For interfaces that require control of the
CS
input on
the AD7719, one of the port bits of the 8XC51 (such as P1.1),
which is configured as an output, can be used to drive the
CS
input. The 8XC51 is configured in its Mode 0 serial interface
mode. Its serial interface contains a single data line. As a result,
the DOUT and DIN pins of the AD7719 should be connected
together with a 10 k
pull-up resistor. The serial clock on the
8XC51 idles high between data transfers. The 8XC51 outputs
the LSB first in a write operation, while the AD7719 expects the
MSB first so the data to be transmitted has to be rearranged
before being written to the output serial register. Similarly, the
AD7719 outputs the MSB first during a read operation while
the 8XC51 expects the LSB first. Therefore, the data read into
the serial buffer needs to be rearranged before the correct data
word from the AD7719 is available in the accumulator.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7719BR | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| AD7720 | CMOS Sigma-Delta Modulator |
| AD7720BRU | CMOS Sigma-Delta Modulator |
| AD7721 | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721AN | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7719BR | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 105sps 24-bit Serial 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:DUAL 16-BIT & 24-BIT SD ADC - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD7719BR-REEL | 功能描述:IC ADC 16BIT 24BIT DUAL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7719BR-REEL7 | 功能描述:IC ADC 16BIT 24BIT DUAL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7719BRU | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 105sps 24-bit Serial 28-Pin TSSOP |
| AD7719BRU-REEL | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 105sps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC DUAL DELTA-SIGMA 0.105KSPS 24BIT SERL 28TSSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。