- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7725BS (ANALOG DEVICES INC) 16-Bit 900 kSPS ADC with a Programmable Postprocessor PDF資料下載
參數資料
| 型號： | AD7725BS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL/PARALLEL ACCESS, PQFP44 |
| 封裝： | PLASTIC, MS-022-AB, MQFP-44 |
| 文件頁數： | 9/28頁 |
| 文件大小： | 442K |
| 代理商： | AD7725BS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. A
AD7725
–9–
PIN CONFIGURATION
3
4
5
6
7
1
2
10
11
8
9
40 39 38
41
42
43
44
36 35 34
37
29
30
31
32
33
27
28
25
26
23
24
PIN 1
(TOP VIEW
12 13 14
15 16 17 18 19 20 21 22
SCR/DB13
SMODE0/DB14
SMODE1/DB15
SOE
/
CS
SYNC
DGND
STBY
AD7725
EFMT/DB2
ERR
/DB1
SDI/DB0
CFMT/RS
DVAL
/INT
DGND
RD/
WR
S/
P
AGND1
AGND1
AV
DD1
AV
DD
AGND
UNI
REF2
D
F
S
D
D
S
F
A
D
I
–
)
I
+
)
R
/
I
D
D
C
PIN FUNCTION DESCRIPTIONS
Description
Pin No.
Mnemonic S/P
1
EFMT/DB2
Serial Mode
. EFMT–Serial Clock Format, Logic Input. This clock format pin selects
the clock edge to be used during configuration. When EFMT is low, Serial Data In is
valid on the rising edge of SCO; when EFMT is high, Serial Data In is valid
on the falling edge of SCO. During normal operation, this pin is ignored.
Parallel Mode
. DB2–Data Input/Output Bit.
Serial Mode
.
ERR
–
Configuration Error Flag, Logic Output. If an error occurs during
configuration, this output goes low and is reset high by a pulse on the
RESETCFG
pin.
Parallel Mode
. DB1–Data Input/Output Bit.
Serial Mode
. SDI–Serial Data Input. Serial data is shifted in to the AD7725 MSB first, in
twos complement format, synchronous with SCO.
Parallel Mode
. DB0–Data Input/Output Bit (LSB).
Serial Mode
. CFMT–Serial Clock Format, Logic Input. This clock format pin selects the
clock edge to be used during normal operation. When CFMT is low, Serial Data Out is
valid on the rising edge of SCO; when CFMT is high, Serial Data Out is valid on the
falling edge of SCO. During configuration, this pin is ignored.
Parallel Mode
. RS–Register Select. RS selects between the data register, used to read
conversion data or write configuration data, and the instruction register. When RS is high,
the status register can be read or an instruction can be written to the AD7725. When RS
is low, data such as the configuration file can be written to the ADC while data such as the
device ID or a conversion result can be read from the AD7725 (see Table I).
2
ERR
/DB1
3
SDI/DB0
4
CFMT/RS
相關PDF資料 |
PDF描述 |
|---|---|
| AD7729 | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729AR | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729ARU | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7730LBR | Bridge Transducer ADC |
| AD7730LBRU | Bridge Transducer ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7725BSC-REEL | 制造商:Analog Devices 功能描述: |
| AD7725BS-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 900ksps 16-bit Parallel/Serial 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT PROGRAMMABLE SIGMA-DELTA ADC I.C. - Tape and Reel |
| AD7725BSZ | 功能描述:IC ADC 16BIT PROG 44MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7727BCPZRL | 制造商:Analog Devices 功能描述: |
| AD7728ARU | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。