- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7729 (Analog Devices, Inc.) Dual Sigma-Delta ADC with Auxiliary DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7729 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual Sigma-Delta ADC with Auxiliary DAC |
| 中文描述： | 雙Σ-Δ型ADC輔助DAC |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大小： | 142K |
| 代理商： | AD7729 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7729
–7–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
Number
Mnemonic
Function
15
MCLK
Master Clock Input. MCLK is driven from a 13 MHz crystal. The active levels for MCLK are
determined by the value of DVDD2.
Active Low Reset Signal. This input resets the entire AD7729 chip, resetting the control
registers and clearing the digital filters. The logic input levels (V
INH
and V
INL
) for RESETB
are determined by the value of DVDD2.
13
RESETB
Power Supply
6
5
7
25
24
AVDD1
AVDD2
AGND
DVDD1
DVDD2
Analog Power Supply Connection for the Rx Section and the Bandgap Reference.
Analog Power Supply Connection for the Auxiliary Section.
Analog Ground Connection.
Digital Power Supply Connection.
Digital Power Supply Connection for the Serial Interface Section. This power supply also sets
the threshold voltages for RxON, RESETB and MCLK.
Digital Ground Connection.
23
Analog Signal and Reference
1, 2
3, 4
26
DGND
IRxP, IRxN
QRxP, QRxN
AUXDAC
Differential Analog Input for I Receive Channel.
Differential Analog Input for Q Receive Channel.
Analog Output Voltage from the 10-Bit Auxiliary DAC AUXDAC. This DAC is used for
functions such as Automatic Gain Control (AGC). The DAC possesses a register that is
accessible via the ASPORT or BSPORT. The DAC may be individually powered down.
A bypass capacitor to AGND of 0.1
μ
F is required for the on-chip reference. The capacitor
should be fixed to this pin.
Buffered Reference Output, which has a nominal value of 1.3 V. A bypass capacitor (to
AGND) of 0.1
μ
F is required on this pin.
28
REFCAP
27
REFOUT
Auxiliary Serial Port (ASPORT)
10
ASCLK
Serial Clock used to clock data or control bits to and from the auxiliary serial port (ASPORT).
The frequency of ASCLK is programmable and is equal to the frequency of the master clock
(MCLK) divided by an integer number.
Serial Data Input of ASPORT. Both data and control information are input on this pin.
Input Framing Signal for ASDI Serial Transfers.
Serial Data Output of ASPORT. Both data and control information are output on this pin.
ASDO is in three-state when no information is being transmitted, thereby allowing external
control.
Output Framing Signal for ASDO Serial Transfers.
ASPORT Enable. When ASE is low, the ASPORT is put into three-state thereby allowing
external control of the serial bus.
9
8
20
ASDI
ASDIFS
ASDO
21
22
ASDOFS
ASE
Baseband Serial Port (BSPORT)
16
BSCLK
Output serial clock used to clock data or control bits to and from the baseband serial port
(BSPORT). The frequency of BSCLK is programmable and is equal to the frequency of the
master clock (MCLK) divided by an integer number.
Serial Data Input of BSPORT. Both data and control information are input on this pin.
Input Framing Signal for BSDI Serial Transfers.
Serial Data Output of BSPORT. Both data and control information are output on this pin.
BSDO is in three-state when no information is being transmitted, thereby allowing external
control.
Output Framing Signal for BSDO Serial Transfers.
BSPORT Enable. When BSE is low, the BSPORT is put into three-state thereby allowing
external control of the serial bus.
12
11
17
BSDI
BSDIFS
BSDO
18
19
BSDOFS
BSE
ADCs
14
RxON
Receive Section Power-On Digital Input. The receive section is powered up by taking pin
RxON high. The receive section can alternatively be powered up by programming bit RxON
in baseband control register BCRA. When the powering up/down of the receive section is
being controlled by pin RxON, bit RxON should equal zero. Similarly, when the powering up/
down of the receive section is being controlled by bit RxON, pin RxON should be tied low.
The logic input levels (V
INH
and V
INL
) for RxON are determined by the value of DVDD2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7729AR | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729ARU | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7730LBR | Bridge Transducer ADC |
| AD7730LBRU | Bridge Transducer ADC |
| AD7730 | Bridge Transducer ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7729AR | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 13Msps 15-bit Serial 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:3DUAL SIGMA DELTA ADC I.C. - Bulk 制造商:Analog Devices 功能描述:ADC DUAL SIGMA DELTA 7729 SOIC28 |
| AD7729AR-REEL7 | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 13Msps 15-bit Serial 28-Pin SOIC W T/R |
| AD7729ARU | 功能描述:IC ADC 15BIT DUAL W/DAC 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7729ARU-REEL | 功能描述:IC ADC 15BIT DUAL W/DAC 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7729ARU-REEL7 | 功能描述:IC ADC 15BIT DUAL W/DAC 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。