欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： AD7730BN
廠商： ANALOG DEVICES INC
元件分類(lèi)： ADC
英文描述： Bridge Transducer ADC
中文描述： 2-CH 19-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP24
封裝： PLASTIC, DIP-24
文件頁(yè)數(shù)： 17/52頁(yè)
文件大小： 497K
代理商： AD7730BN
AD7730/AD7730L
REV. A
–17–
Bit
Location
Bit
Mnemonic
Description
MR12
B
/U
Bipolar/Unipolar Bit. A 0 in this bit selects bipolar operation and the output coding is 00. . . 000 for
negative full-scale input, 10 . . . 000 for zero input, and 11 . . . 111 for positive full-scale input. A 1 in
this bit selects unipolar operation and the output coding is 00 . . . 000 for zero input and 11 . . . 111 for
positive full-scale input.
MR11
DEN
Digital Output Enable Bit. With this bit at 1, the AIN2(+)/D1 and AIN2(–)/D0 pins assume their
digital output functions and the output drivers connected to these pins are enabled. In this mode, the
user effectively has two port bits which can be programmed over the serial interface.
MR10–MR9
D1–D0
Digital Output Bits. T hese bits determine the digital outputs on the AIN2(+)/D1 and AIN2(–)/D0 pins,
respectively, when the DEN bit is a 1. For example, a 1 written to the D1 bit of the Mode Register
(with the DEN bit also a 1) will put a logic 1 on the AIN2(+)/D1 pin. T his logic 1 will remain on this
pin until a 0 is written to the D1 bit (in which case the AIN2(+)/D1 pin goes to a logic 0) or the digital
output function is disabled by writing a 0 to the DEN bit.
MR8
WL
Data Word Length Bit. T his bit determines the word length of the Data Register. A 0 in this bit selects
16-bit word length when reading from the data register (i.e.,
RDY
returns high after 16 serial clock
cycles in the read operation). A 1 in this bit selects 24-bit word length for the Data Register.
MR7
HIREF
High Reference Bit. T his bit should be set in accordance with the reference voltage which is being used
on the part. If the reference voltage is 5 V, the HIREF bit should be set to 1. If the reference voltage is
2.5 V, the HIREF bit should be set to a 0. With the HIREF bit set correctly for the appropriate applied
reference voltage, the input ranges are 0 mV to +10 mV, +20 mV, +40 mV and +80 mV for unipolar
operation and
±
10 mV,
±
20 mV,
±
40 mV and
±
80 mV for bipolar operation.
It is possible for a user with a 2.5 V reference to set the HIREF bit to a 1. In this case, the part is oper-
ating with a 2.5 V reference but assumes it has a 5 V reference. As a result, the input ranges on the part
become 0 to +5 mV, +10 mV, +20 mV and +40 mV for unipolar operation and
±
5 mV,
±
10 mV,
±
20 mV and
±
40 mV for bipolar operation. However, the output noise from the part (in nV) will re-
main unchanged so the resolution of the part (in counts) will halve.
MR6
ZERO
A zero
must
be written to this bit to ensure correct operation of the AD7730.
MR5–MR4
RN1–RN0
Input Range Bits. T hese bits determine the analog input range for the selected analog input. T he dif-
ferent input ranges are outlined in T able X II. T he table is valid for a reference voltage of 5 V with the
HIREF bit at 1, or for a reference voltage of 2.5 V with the HIREF bit at a logic 0.
T able X II. Input Range Selection
Input Range
RN1
RN0
B
/U Bit = 0
B
/U Bit = 1
0
0
1
1
0
1
0
1
–10 mV to +10 mV
–20 mV to +20 mV
–40 mV to +40 mV
–80 mV to +80 mV
0 mV to +10 mV
0 mV to +20 mV
0 mV to +40 mV
0 mV to +80 mV
Power-On/Reset Default
Note that the input range given in the above table is the range that appears at the input of the PGA
after the DAC offset value has been applied. If the DAC adjusts out no offset (DAC Register is 0010
0000), then this is also the input voltage range at the analog input pins. If, for example, the DAC sub-
tracts out 50 mV of offset and the part is being operated in bipolar mode with RN1 and RN0 at 0, 0,
the actual input voltage range at the analog input is +40 mV to +60 mV.
Master Clock Disable Bit. A 1 in the bit disables the master clock from appearing at the MCLK OUT
pin. When disabled, the MCLK OUT pin is forced low. It allows the user the flexibility of using the
MCLK OUT as a clock source for other devices in the system or of turning off the MCLK OUT as a
power saving feature. When using an external master clock at the MCLK IN pin, the AD7730 contin-
ues to have internal clocks and will convert normally with the CLK DIS bit active. When using a crystal
oscillator or ceramic resonator across the MCLK IN and MCLK OUT pins, the AD7730 clock is
stopped and no conversions take place when the CLK DIS bit is active.
MR3
CLK DIS
相關(guān)PDF資料
PDF描述
AD7730BR Bridge Transducer ADC
AD7730BRU Bridge Transducer ADC
AD7730L Bridge Transducer ADC
AD7731 Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731BN Low Noise, High Throughput 24-Bit Sigma-Delta ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730BNZ 功能描述:IC ADC TRANSDUCER BRIDGE 24-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730BR 功能描述:IC ADC BRIDGE TRANSDUCER 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730BR-REEL 功能描述:IC ADC TRANSDUCER BRIDGE 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730BR-REEL7 功能描述:IC ADC TRANSDUCER BRIDGE 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730BRU 功能描述:IC ADC BRIDGE TRANSDUCER 24TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 宣恩县| 翁牛特旗| 广水市| 五大连池市| 冕宁县| 贵州省| 吴旗县| 富阳市| 宜章县| 格尔木市| 南安市| 东辽县| 迁西县| 沭阳县| 永平县| 竹北市| 大英县| 青龙| 南雄市| 合作市| 桂阳县| 额尔古纳市| 克拉玛依市| 永年县| 峡江县| 灵宝市| 巴中市| 北碚区| 荆门市| 麻栗坡县| 游戏| 华宁县| 资阳市| 乡宁县| 定兴县| 二手房| 西华县| 南川市| 仁怀市| 固始县| 桃园市|